राष्ट्रीय प्रौद्योगिकी संस्थान मणिपुर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR

Minutes of the 20th Senate Meeting



Day: Wednesday

Time: 11.00 AM

Date: 24/02/2021

gin) ; +.

Mont

THEO,

MINUTES OF THE 20th SENATE MEETING HELD ON 24th FEBRUARY, 2021

The 20th Senate Meeting of National Institute of Technology Manipur was held on 24th February, 2021 at 11.00 AM.

The following members were present:

Prof. (Dr.) Goutam Sutradhar
: Ex-officio Chairman

Director, NIT Manipur

❖ Prof. Memcha Loitongbam

Mer

Prof. Memcha Loitongbam : Member
 Manipur University

❖ Prof. Debkumar Chakrabarti : Member IIT Guwahti

❖ Prof. Chiranjib Bhattacharjee : Member Jadavpur University

❖ Dr. Jisnu Basu : Distinguished Invitee

Saha Institute of Nuclear Physics, Kolkata

❖ Dr. Prabir Kumar Mukhopadhyay
 □ Distinguished Invitee
 □ Distinguished Invitee

❖ Dr. P. Albino Kumar : Member

Dean (AA), NIT Manipur

Prof. Rajesh Kumar Bhushan
 Member
 Mechanical Engineering Deptt., NIT Manipur

❖ Dr. M. Sunil Singh
 HoD, Civil, NIT Manipur

: Member

❖ Dr. Shuma Adhikari : Member

HoD, EE, NIT Manipur

❖ Dr. Manoj Kumar : Member

HoD, ECE, NIT Manipur

Dr. Kh. Johnson Singh
HoD, CSE, NIT Manipur

: Member

Dr. H. Neeranjan Singh : Member HoD, Mechanical Engg., NIT Manipur

❖ Dr. Ch. Barchand Singh
 HoD, Mathematics Deptt., NIT Manipur

Dr. Bibhu Prasad Swain : Member

HoD, Physics Deptt., NIT Manipur

❖ Dr. Chandi Charan Malakar : Member

HoD, Chemistry Deptt., NIT Manipur

❖ Dr. Sangeeta Laishram : Member

HoD, HSS, NIT Manipur

❖ Prof. Kh. Manglem Singh : Secretary

Registrar (i/c), NIT Manipur

At the outset, the Director NIT Manipur welcomed all the new members and the distinguished invitees.

2

The Director invited the Registrar (i/c) to initiate the proceedings on the agenda items.

ITEM NO. 20.1: Confirmation of the minutes of the 19th Senate meeting held on 03/11/2020 via Video Conferencing

The Senate confirmed the minutes of the 19th Senate meeting held on 03/11/2020.

ITEM NO. 20.2:

Action taken on the decision of the 19th Senate Meeting held on 03/11/2020 via Video Conferencing

The actions taken on various decisions of the 19th meeting of the Senate are as follows:

SI. No.	Item No.	Agenda	Decision Taken	Action Taken	Remarks
1.	ITEM NO. 19.3:	To consider and approve the Academic Calendar (November 2020- March 2021) for B.Tech. 1st year admitted in 2020-21 Academic Session	The Senate approved the Academic Calendar (November 2020- March 2021) for B.Tech. 1st year admitted in 2020-21 Academic Session (Online Classes due to COVID-19)	Complied	Noted
2.	ITEM NO. 19.4	To ratify the award of B.Tech. degree to students who passed out in 2020	The Senate ratified the award of B.Tech. Degree to 109 students who were awarded degree by the 7 th Convocation held on 12/10/2020	Noted	Noted
3.	ITEM NO. 19.5	To ratify the award of M. Tech degree to students who passed out in 2020	The Senate ratified the award of M.Tech Degree to 57 students who were awarded degree by the 7 th Convocation held on 12/10/2020	Noted	Noted
4.	ITEM NO. 19.6	To ratify the award of M. Sc degree to students who passed out in 2020	The Senate ratified the award of M.Sc Degree to 30 students who were awarded degree by the 7 th Convocation held on 12/10/2020	Noted	Noted
5.	ITEM NO. 19.7	To ratify the award of Ph.D degree	The Senate ratified the award of Ph.D Degree to 15 students who were awarded degree by the 7 th Convocation held on 12/10/2020	Noted	Noted
6.	ITEM NO. 19.8	To ratify the Award of Gold Medals to B.Tech. toppers who passed in 2020.	The Senate ratified the award of Gold Medals to B. Tech toppers. The Chairman's Gold (Overall Topper) and Institutional Gold medals (Branch toppers) in B.Tech programme were awarded by the 7 th Convocation held on 12/10/2020	Noted	Noted
7.	ITEM NO. 19.9	To ratify the promotion of Felix Pougongrhei Gonmei (16104002) of Electrical Engineering Department to 5 th Semester in the August – December, 2020 session	The Senate ratified the promotion of Felix Pougongrhei Gonmei (16104002) of Electrical Engineering Department to 5 th Semester in the August –December, 2020 session on a case to case basis	Noted	Noted
8.	ITEM NO. 19.10	To ratify the promotion of Khuplianlal (17103033) of Computer Science and Engineering Department to 7 th Semester in the August –December, 2020 session	The Senate ratified the promotion of Khuplianlal (17103033) of Computer Science and Engineering Department to 7 th Semester in the August –December, 2020 session on a case to case basis	Noted	Noted

Still I.

Merl

Kelle,

9.	ITEM NO. 19.11	Miscellaneous:			
	The Blog	Prof. Rajesh Kumar Bhushan proposed three new courses in Mechanical Engineering for Ph.D course work for approval viz.	The Senate approved the Syllabi of the above three electives in Mechanical Engineering Department both for M.Tech and Ph.D programme.	Noted	Noted
	lig-litar	Code: ME563 Advanced Mechanics of Solids 3-0-0-6	antifest and my paren hading		
		Code: ME565Mechanics of Composite Materials 3-0-0-6	manuface 2 cels V elv 800001 vill		
		Code: ME580 Advanced Mechatronics 3-0-0-6	made with a local post and the local party		

ITEM NO. 20.3: To consider to provide scholarship to new M.Tech/ PhD students from the day of first class

The 20th Senate approved to provide scholarship/fellowship to new M.Tech/ PhD students from the day of their first class for those students with GATE/NET qualification.

ITEM NO. 20.4: To ratify the Enrolment coding of different programmes/ departments / discipline

The 20th Senate meeting ratified the Enrolment coding of different programmes/departments/discipline which is appended at Annexure-1.

ITEM NO. 20.5: To consider to approve in fixing the PhD thesis expert honorarium

The 20th Senate meeting approved in fixing the Ph.D thesis expert honorarium as

1. Thesis Correction : Rs. 10,000 (Indian)

2. Thesis Correction : \$500

3. Viva Voce Expert : Rs. 5,000 / \$ 250

ITEM NO. 20.6: To discuss the deduction and cancellation policy of seats of the student

The 20th Senate meeting recommended to refund to the students who have cancelled their seats after the final admission in 1st year (B.Tech/M.Sc/M.Tech/Ph.D) in NIT Manipur subject to approval of the Finance Committee and BoG meeting which are detailed below. The students have the opportunity to withdraw the admission from NIT Manipur before the last round of central counselling; however, few candidates still reserved the seats and cancelled it after the last round. Blocking such seats deprived the deserving candidates from admission to NIT Manipur

een In

Ilm

A.

and also created a huge loss of tuition & institutional development fees for the remaining 7 semesters.

B.Tech		M.Tech		M.S	c	PhD		
Items	Amount (Rs.)	Items	Amount (Rs.)	Items	Amount (Rs.)	Items	Amount (Rs.)	
Students Activity fee	100	Students Activity fee	1000	Laboratory fee	400	Students Activity fee	100	
Medical Insurance & OPD facilities fee (per annum)	1200	Medical Insurance & OPD facilities fee (per annum)	1200	ille sassie		Medical	1000	
Caution Money (Refundable)	5000	Caution Money (Refundable)	5000		and the latest the lat	Caution Money (Refundable)	5000	
Grade Card fee	500	Grade Card fee	500	Grade Card fee	500	Grade Card fee	1000	
Smart ID fee	200	Smart ID fee	200	Smart ID fee	200	Smart ID fee	200	
Prospectus Fee	300			Exam Fee	250	Alumni fee	300	
	en aniu.	ng Sili sa afarif sa		es llened le		Degree Certificate fee	500	
Total	8200		7900		1350	a service some	9000	

ITEM NO. 20.7: To permit B.Tech final year students to give their project presentation after the end semester examination for the present academic session

The 20th Senate meeting approved in permitting B.Tech final year students to give their project presentation after the end semester examination for the present academic session.

ITEM NO. 20.8: To discuss on yearly contingencies carry over for the PhD student

The 20th Senate meeting approved that there should not be any contingencies carry over from one financial year to another for the Ph.D students.

ITEM NO. 20.9: To discuss on excess fees either to refund or for adjustment in the next semester

The 20th Senate meeting approved to refund double fee payment made through loan due to late sanction of loan by the bank. For little excess money credited in the student account, the Senate directed not to refund but to get adjusted in the next semester fee payment.

1

llul

KORO.

ITEM NO. 20.10: To discuss on cancellation of Mr. Ingudam Bidyasagar's (15PCE004) admission

The 20th Senate meeting directed that a letter may be served to Mr. Ingudam Bidyasagar (15PCE004) as an ultimatum from the Administration side.

ITEM NO. 20.11: To discuss on cancellation of Mr. Ningombam Bikramjit, 18407001, PhD student

The 20th Senate meeting approved to cancel the Ph.D seat of Mr. Ningombam Bikramjit on the ground that the student has not reported to his supervisor and department from 28/08/2019 till the date of the above meeting and above all he has not registered since ODD 2020 Semester (January).

ITEM NO. 20.12: To discuss the academic calendar for (Aug- Dec), 2021

The 20th Senate meeting approved the Academic Calendar for (Aug-Dec), 2021 and SOPs along with Academic Calendar for B.Tech 1st year students (2nd Semester) which are appended at Annexure –2 and Annexure-3.

ITEM NO. 20.13: To discuss for the provision to PhD student getting scholarship from project after his/her project completion

The 20th Senate meeting deliberated to treat on case to case basis on the genuine credentials of the students (JRF) [GATE/NET] and availability of supernumerary seats.

ITEM NO. 20.14: Discussion on the issuance of Certificates by the Academic Section

The Senate deliberated that the matter lies with the discretionary power of the Dean (Academic Affairs).

ITEM NO. 20.15: To consider and approve of courses/training under NEP and to provide remuneration for NIT staff who are involved in NEP

The 20th Senate meeting recommended to provide remuneration to resource person from the funds collected as participation fees. The Senate directed to come up with detailed course structure (duration) with respect to the courses/training proposed under NEP-2020 in the next Senate meeting.

ITEM NO. 20.16: To consider to approve to change the subject name "Electronics and Electrical Measurement and instrumentation Lab. (Electives) to Electronics, Electrical & Instrument measurement Lab. for ECE Department

Sen Jo

Mul

The 20th Senate meeting approved to change the subject name "Electronics and Electrical Measurement and instrumentation Lab. (Electives) to Electronics, Electrical & Instrument measurement Lab.

ITEM NO. 20.17: To discuss on Civil M. Tech course approval

The 20th Senate meeting gave the Ex-Post facto approval for Courses under Major/Electives for M.Tech programme in Civil Engineering Department which is given below:

SI.	Course Title /Code	Rem.
No.	A SECOND PROPERTY OF THE PROPE	
1.	ADVANCED FLUID MECHANICS	(3-0-2-8)
2.	FLUVIAL HYDRAULICS	(3-0-0-6)
3.	ECOHYDROLOGY & ECOHYDRAULICS	(3-0-0-6)
4.	GEOSPATIAL HYDROLOGY & CLIMATE CHANGE	(3-0-2-8)
5.	GEOINFORMATICS FOR DISASTER MANAGEMENT (GeoDM)	(3-0-0-6)
6.	GEOMATICS in URBAN ANALYSIS	(3-0-0-6)
7.	THERMAL MICROWAVE & HYPERSTECTRAL REMOTE SENSING	(3-0-2-8)
8.	GROUNDWATER ENGINEERING	(3-0-0-6)

ITEM NO. 20.18: To consider to float new electives for M.Tech programme in Civil Engineering Department

The 20th Senate meeting approved in floating of new electives for M.Tech programme which are given below:

CE 510: Biological Processes in Environmental Engineering (3-0-0-6)

CE 512: Environmental Systems Engineering Laboratory (1-0-4-6)

CE 514: Industrial Waste water Pollution Control (3-0-0-6)

The detailed new electives of M.Tech programme in Civil Engineering are appended at Annexure – 4.

ITEM NO. 20.19: To consider and permit to have more guest faculty for Mathematics Department

The 20th Senate meeting recommended to fix Rs.1500/- per lecture with a maximum of Rs 20,000 per month and Rs.60, 000/- per semester (as maximum class is 40 lectures per semester) as remuneration to the Guest Lecturer subject to approval of the Finance Committee and BoG of the institute. The Senate also recommended to engage Guest Lecturer based on the work load of 4 regular faculty members, who are taking B.Tech and M.Sc classes.

ITEM NO. 20.20: To seek permission in converting regular to part-time PhD by Mr.
Oinam Vivek Singh (Enrolment No. 17403003)

7

Myl

4000

Sin S

The 20th Senate meeting approved in permitting Mr. Oinam Vivek Singh (Enrolment No. 17403003) of CSE Department to convert from regular to part-time Ph.D category.

ITEM NO. 20.21: To consider in permitting MSc students (Gate & Non Gate) to apply for admission in M. Tech programme in the ECE department

The 20th Senate meeting approved in permitting MSc students (Gate & Non Gate), who have completed M.Sc in relevant fields based on CCMT.

ITEM NO. 20.22: To consider in reconstructing M. Tech degree with revision of syllabus of ECE Department

The 20th Senate meeting approved the proposed revised M.Tech syllabus with degree in Electronics and Communication Engineering from VLSI which is appended at Annexure-5.

ITEM NO. 20.23: To consider in permitting continuing supervision of PhD students for Dr. Kundan Kumar, Asst. Prof., EE Department from his previous institute

The 20th Senate meeting approved in permitting continuing supervision of Ph.D students (viz., Mr. VVSR Chowdary Kantipudi, Roll. No. 1881078 and Ms. Snehalika, Roll No. 1981195) of Dr. Kundan Kumar, Asst. Professor, EE Department from his previous institute i.e, Kalinga Institute of Industrial Technology, Deemed to be university (KIIT DU, Bhubaneswar)

ITEM NO. 20.24: Discussion on update in category

The Senate has no say in this matter. It has directed to refer to Social Welfare Department, Government of Manipur.

ITEM NO. 20.25: To discuss on cancellation of Mr. Songbiakthang Hangsing, (17403004), PhD student

The 20th Senate meeting approved to cancel/terminate the Ph.D seat of Mr. Songbiakthang Hangsing, (17403004).

ITEM NO. 20.26: Any other items with the permission of the Chair

The meeting ended with vote of thanks to the Chair.

(Prof. Kh. Manglem Singh)

Registrar (i/c), Secretary, Senate

National Institute of Technology Manipur

Prof. (Dr.) Goutam Sutradhar Director, NIT Manipur

Ex-Officio Chairman, Senate National Institute of Technology Manipur Enrolment coding is given as: A B C D E F G H

a) First and Second digit (AB):

Year of registration

b) Third digit (C):

Degree Code

- 1-B.Tech
- 2- Mtech
- 3- MSc
- 4- PhD
- c) Fourth and Fifth (DE):

Branch Code

- 01- Civil Engineering
- 02- Chemistry
- 03- Computer Science and Engineering
- 04- Electrical Engineering
- 05- Electronics and Communication Engineering
- · 06- Humanities and Management
- 07- Mechanical Engineering
- 08- Mathematics
- 09- Physics
- d) Sixth, Seventh and Eighth(FGH):

Roll Number of the student

Example: '21101023'- (21)- Student enrolled in 2021,(1)- B.Tech student, (01)-Civil Engineering and Roll No 023

Mush

toon.



Academic Calendar August – December 2021 (Classes may be Online /Offline as per Ministry SOPs due to Covid-19)

National Institute of Technology Manipur

SN	Name	:	Semester (August – December)
1	Registration of all continuing UG, PG & PhD students	:	26 th -30 th July 2021
2	Classes started for All continuing students	:	26 th July, 2021
3	Registration of new BTech students	:	As per CSAB/JoSAA
4	Registration of new MTech/MSc students	:	As per CCMT/CCMN
5	Registration of new PhD students	:	26 th – 30 th July 2021
6	First instruction day for Fresh B.Tech students	:	As per CSAB/JoSAA
7	Mid Semester Examination (MSE) Theory	:	27 th – 01 st October 2021 Monday - Friday
8	I- Project/Thesis Review of MTech/MSc	:	On or before 24 th September 2021 Friday
9	Last day of Instruction	:	20 th November 2021 Friday
10	Laboratory End Semester Examination	:	8 th Nov-12 th November 2021 Monday-Friday (in between classes will be there)
11	End Semester Examination (ESE) Theory	:	22 nd November– 26 th Nov 2021 Monday- Friday
12	II - Project/Thesis Review of MTech/MSc		On or before 3 rd December 2021 Friday
13	Last date for showing evaluated ESE answer scripts to the BTech students		Before 13 th December 2021, Monday
14	Last date of submission of grades to Academic Section	:	15 th December 2021 Wednesday

Jellen

SOPs for B. Tech 1st Year Students- 2nd Semester 2020-2021

- 1. There will be <u>no Physical Class</u> for 2nd semester, B.Tech March –July 2020-2021 academic session.
- Physical Classes and Examination if required any, will be intimidated after the approval by the competent authority

3. Academic calendarfor 2nd semester B.Tech students (March 2021- July 2021)

S.N.	Detail	Date
1	Registration of 2 nd semester	22 nd – 26 th March 2021
2	Starting of Online Classes	22 nd March 2021
3	Mid Semester Examination (MSE) Theory	10 th – 14 th May 2021
4	Last day of instruction	18 th June 2021
5	Laboratory End Semester Examination	14 th – 18 th June 2021
6	End Semester Examination (ESE) Theory	21st June – 2th July 2021
7	Last date for showing evaluated ESE answer scripts to the B.Tech Students	13 th July 2021
8	Last date of submission of grades to Academic Section	16 th July 2021

4. Time Tables

B. Tech Semester II - Group I

M	arc	1 2	021
TAT	aic	11 4	041

Day	900-1000	1000-1100	1100-1200	1200- 1300	1-2 PM	1400-1500	1500- 1600	1600- 1700
M	CS101	MA101	PH101,		L	EE111,		
T	CS101	MA101	PH101,		U	EE111,		
W	CS101	EE101	PH101,		N	C\$111/PH1	11	
T	EE101	CE101	PH101, (Tut)		C	CS111, /PH	111	
F	CE101	EE101	MA101		H	NSS/Sport,	Tha/Semin	ar

B.Tech Semester II - Group II

Day	900-1000	1000-1100	1100-1200	1200- 1300	1-2 PM	1400- 1500	1500- 1600	1600- 1700
M	MA101	HS101	ME101		L	CH111, L	ab, A	
T	MA101	EC101	ME101		U	CH111, L	ab, B	E T
W	CH101	EC101	ME101		N C	ME112 (L)	NSS/Spo Tha/Sen	
T	CH101	EC101	ME101 (Tut)		Н	ME111/N	1E112	
F	CH101	MA101	HS101			ME111/N	1E112	

Any Notice change in time table by the concern faculty may be brought to the office of Dean AA.

J. Clear

SN	Code	Subject name
1	MA101	Engineering Mathematics I
2	CH101	Engineering Chemistry
3	HS101	Communication Skills
4	EC101	Basic Electronics Engineering
5	ME101	Engineering Mechanics
6	CHIII	Engineering Chemistry Lab
7	ME111	Workshop
8	ME112	Engineering Drawing
9	SA101	NSS/NCC/NSOI

Code	Subject name
CS101	Introduction to Computing
MA101	Engineering Mathematics I
EE101	Basic Electrical Engineering
CE101	Environmental Studies
PH101	Engineering Physics I
EE111	Basic Electrical Engineering Lab
CS111	Introduction to Computing Lab
PH111	Engineering Physics I Lab
SA101	NSS/NCC/NSOI

5. Examination and Mark Distribution:

- (i.) Theory Paper:(a) Unit Test: 20 marks (b) Mid Term: 10 (students conduct) + 10 (Viva) + 10 (Exam) = 30 marks (c) End term: 10 Marks (Conduct) + 20 (Theory) + 20 (Viva). Average of best two unittest will be considered.
- (ii.) Practical Paper:10 (Record + Attendance) + 20 (Exam) + 20 (Viva)

6. All examination will be conducted online.

Sd/-Dr.P. Albino Kumar Dean (Academic & Affairs)

CE 510: Biological Processes in Environmental Engineering (3-0-0-6)

Microbiological concepts: cells, classification and characteristics of living organisms, reproduction, metabolism – basic metabolic models, microbial growth kinetics; Chemistry of carbohydrates, proteins, fats and lipids; Theory and design of biological unit operations: aerobic suspended growth systems – activated sludge processes and its modifications, ponds and lagoons; aerobic attached growth systems; anaerobic suspended and attached systems; Biological nutrient removal; Sequential Batch Reactors; Theory and design of sludge treatment; Wastewater disposal systems.

Text Books:

- Pelczar, M. J. (Jr), Chan, E C S and Krief, N. R., Microbiology, 5 th Ed., McGraw-Hill, 1996.
- 2. Metcalf and Eddy Inc, Wastewater Engineering: Treatment and Reuse, TMH publication, 4 th Edition, 2003.
- 3. Henze, M., Harremoes, P., Jansen, J. C. and Arvin, E., Wastewater Treatment: Biological and Chemical Processes, 3 rd Ed., Springer Verlag, 2002.

Reference Books:

- Heritage, J., Evans, E. G. V. and Killington, R. A., Introductory Microbiology, Cambridge Univ. Press, 1996.
- Benefield, L. D. and Randall, C. W., Biological Principles in Wastewater Treatment, PrenticeHall, 1980.
- 3. Grady, C. P. L., Daigger, G. T. and Lim, H. C., Biological Wastewater Treatment, Marcel Dekker, Inc., New York, 2 nd Edition, 1999.
- 4. Arceivala, S. J., Wastewater Treatment for Pollution Control, Tata McGraw Hill, 1999.

CE 512: Environmental Systems Engineering Laboratory (1-0-4-6)

Detailed laboratory exercises related with physico-chemical and biological processes in Environmental Engineering: Sedimentation, Jar Test, Filtration, Chlorination, Adsorption and Ion Exchange (Batch and Column), Gas Transfer, Reaction Kinetics; Activated Sludge, Batch Anaerobic Reactor etc.

Texts/References:

- Clesceri, L. S., Greenberg, A. E. and Eaton, A. D. (Eds), Standard Methods for the Examination of Water and Wastewater, Washington, D.C., 1998, 20 th Ed.
- Metcalf and Eddy Inc, Wastewater Engineering: Treatment and Reuse, TMH publication, 4 th Edition, 2003.

J. Class

- Droste, R. L., Theory and Practice of Water and Wastewater Treatment, John Wiley & Sons, 1996.
- Benefield, L. D., Judkins, J. F. and Weand, B. L., Process Chemistry for Water and Wastewater Treatment, Prentice Hall, 1982.
- Drum, D. A., Bauman, S. L. and Shugar, G. J., Environmental Field Testing and Analysis Ready Reference Handbook, McGraw Hill, 2000.

CE 514:Industrial Wastewater Pollution Control (3-0-0-6)

Industrial wastewater versus municipal wastewater; Effects of industrial wastewater on receiving water bodies and municipal wastewater treatment plant; Bioassay test; Sampling techniques; Stream protection measures; Volume reduction, strength reduction, Neutralization, Equalization, Proportioning; Combined treatment of raw industrial wastewater with domestic sewage; Zero discharge concepts; Removal of specific pollutants in industrial effluents, e.g. oil & grease, phenol, cyanide, toxic organics, heavy metals; Characteristics and treatment of various industrial effluents.

Text Books:

- 1. Nemerow, N. L and Dasgupta, A., Industrial and Hazardous Waste Treatment, Van Nostarnd Reinhold (New York), 1988.
- 2. Eckenfelder, W. W., Industrial Water Pollution Control, McGraw-Hill, 2000.
- 3. Metcalf and Eddy Inc, Wastewater Engineering: Treatment and Reuse, TMH publication, 4 th Edition, 2003.

Reference Books:

- Nemerow, N. L., Zero Pollution for Industry: Waste Minimization through Industrial Complexes, John Wiley & Sons, 1995.
- Clesceri, L. S., Greenberg, A. E. and Eaton, A. D., Standard Methods for the Examination of Water and Wastewater, Washington, D.C., 20 th Ed., 1998.



Department of Electronics & Communication Engineering राष्ट्रीय प्रौद्योगिकी संस्थान,मणिपुर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR

Langol, Imphal – 795 004, Ph. (0385)2445812, e-mail: hodece@nitmanipur.ac.in (An Autonomous Institute under MHRD, Govt. of India)

PROPOSED SYLLABUS FOR M. TECH. IN ELECTRONICS AND COMMUNICATION ENGINEERING SEMESTER-I

Course Code	Course Title	L	T	P	C
EC 501	Analog and Digital CMOS IC Design	3	0	0	6
EC 503	Embedded Systems Design	3	0	0	6
EC 505	Modern Wireless Communication	3	0	0	6
EC 507	Signal Processing Algorithms	3	0	0	6
EC 5xx	Elective-I	3	0	0	6
EC 51x	Elective-II (Laboratory Course)	0	0	3	3
		 Total:		33	

SEMESTER-II

Course Code	Course Title	L	T	P	C
EC 502	Semiconductor IC technology	3	0	0	6
EC 504	Advanced Digital Communication	3	0	0	6
EC 506	Advance Microwave Engineering	3	0	0	6
EC 5xx	Elective-III	[3	0	0	6
EC 51x	Elective-IV(Laboratory Course)	0	0	3	3
		To	al:		27

SEMESTER-III

STATISTICAL STATIS

		То	tal:		24
EC 611	Project-l	0	0	24	24
Course Code	Course Title		T	P	C

SEMESTER-IV

Course Code	Course Title	L	T	Р	C
EC 612	Project-II	. 0	0	24	24
		То	tal:		24
			100	- Til	11
			-di	THE	1
		n	nd	THE	
		4	d	THE	~

31



• राष्ट्रीय प्रौद्योगिकी संस्थान,मणिपुर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR

Langol, Imphal – 795 004, Ph. (0385)2445812, e-mail: hodece@nitmanigur.ac.in (An Autonomous Institute under MHRD, Govt. of India)

Students should select subjects either from Elective A or B.

List of Electives A

Electives-I

Course Code	Course Title	L	T	P	C
EC 521	Digital System Design	3	0	0	6
EC 523	Signal Processing for Embedded Systems	3	0	0	6
EC 525	Real Time Operating Systems	3	0	0	6
EC 527	Microcontroller for Embedded Systems	3	0	0	6
EC 529	Embedded Networking	3	0	0	6
EC 531	FPGA Design	3	0	0,	6
EC 535	VLSIDSP ,	3	0	0	6
EC 537	Digital IC Design	3	0	0	6
EC 539	MEMS and Microsystem Technology	3	0	0	6
EC 541	Biomedical Signal and Systems	3	0	0	6

Electives-II

Course Code	Course Title	L	T	P	C
EC 511	VLSI and Embedded Lab-I	0	0	3	3
EC 513	Signal and Image Processing Lab	0	0	3	3

Electives-III

Course Code	Course Title	L	T	P	C
EC 524	Modeling of Semiconductor Devices	3	0	0	6
EC 526	ASIC Design and Modeling	3 <	0	0	6
EC 528	Embedded Computing	3	0	0	6
EC 530	Low Power VLSI	3	0	0	6
EC 532	VLSI System Design	/3	0	0	6
EC 534	VLSI EDA Tools	3	0	0	6
EC 536	Reconfigurable Computing	3	0.	0	6
EC:538	Memory Technologies	3 -	0	0.	6
EC 540	Filter Design	3	0	0	6
EC 542	CPLD & FPGA Architecture	3	0	0	6

Electives-IV

Course Code	Course Title	L	T	P	C
EC 512	VLSI and Embedded Lab-II	0	0	3	3
EC 514	System Simulation Lab-A	0	- 0	3	3



Department of Electronics & Communication Engineering राष्ट्रीय प्रौद्योगिकी संस्थान,मणिपुर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR

Langol, Implial - 795 (004, Ph (0385)2445812, e-mail.

(An Autonomous I stitute under MHRD, Gov. of India)

Students should select subjects either from Elective A or B

List of Electives A

Electives-1

Course Code	Course Little		1	P	TI
EC 521	Digital System Design	1	10	0	6
EC 523	Signal Processing for Embedded Systems	13	10	0	6
EC 525	Real Time Operating Systems	13		10	6
EC 527	Microcontroller for Embedded Systems	3	0	10	6
EC 529	Embedded Networking	1	0	0	6
EC 531	TPGA Design	1	0	0	6
FC 535	VLSIDSP	3	11		6
EC 537	Digital IC Design	1	0	- 1	6
EC 530	MEMS and Microsystem Technology	3	0	10	6
EC 548	Biomedical Signal and Systems	- 3	()	- 44	6

100 300-11

Course Code	Course Title	1	II	150	1
EC 51:	VLSI and Embedded Lab-I	10	0	3	2
EC 513	Signal and Image Processing Lab	()	1)	3	3

ec nes-III

THE TANGE TO THE T

Course Code	, Course Title	1	17	Lo	-
EC 524	Modeling of Semiconductor Devices	1	11	0	6
EC 526	VSIC Design and Modeling	1	1)	11	6
EC 528	Inbeaded Computing		10	0	6
EC 530	Low Power VLSI	3		10	1
EC 532	VLSt System Design		n	0	1
EC 534	VLSI EDA Tools	3	10	0	1
EC 536	Reconfigurable Computing	7	U	1)	6
EC 538	Memory Feehnologies	- 1	1	15	-
EC 540	Filter Design		1	- ()	h
FC 542	CPLD & PPGA Architecture	3	0	0	6

Electives-IV

Course Lode	Course Life			D	17
EC 512	VLSI and Embedded Lab II	10	15		
EC 514	System Simulation Leb-A	- 10			

(3)

A COLUMN



राष्ट्रीय प्रौद्योगिकी संस्थान,मणिपुर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR

Langol, Imphal - 795 004, Ph. (0385)2445812, e-mail: hodece@nitmaniput.ac.in (An Autonomous Institute under MHRD, Govt. of India)

Detailed Syllabus and Course Outcomes:

501	Analog and Digital CMOS IC Design		3 0	digital	6			
	Analog and Digital CMOS IC Design EC501.1: Able to carry out research and development in	the area of an	a of analog and digital					
ourse	CMOS IC design.	0	CMOSIO	aic				
utcome	CMOS IC design. EC501.2: Design various combinational and sequential	Circuits using	modele le	grae sic	nal			
	TOTAL 2 To be well upreed with the IVIOS landamental	s, small signal i	models, it	il Re 215	Silai			
	models and analysis of MOSFET based circuits. EC501.4: Obtain the design of the biasing circuits for C	MOS amplifie	rs.	for O	p.			
	EC501.4: Obtain the design of the biasing circuits for EC501.5: Able to analyze and design analog circuits su	ich as Different	al Ampo	nei. o				
	AMP, Current mirrors, Current amplifiers, Cascode an	iplifiers, Biasin	geneuits	rrent N	Airror			
	AMP, Current mirrors, Current amplifiers, Cascode and MOS Switch, MOS Diode/ Active Resistor, Current Current & Voltage Reference, Band gap Reference Cascode Amplifiers, Current Amplifiers, Output Architectures, Buffered Opamp, High Speed/Frequence Opamps, Micro power Opamps, Low Noise Opamp, for Opamps, Sequential Ckts, Design of FSM, Moo Solutions to metastability, Synchronization methods, machines, Hazards, Types of hazards, Method to el parasitic, Technology scaling, Lambda parameter, Des Calculations for Area on chip, Power dissipation, PI NORA logic, CMOS layout techniques, Transient residence.	Amplifiers, I Amplifiers, I Mency Opamps Low Voltage I fee & Menly m VHDL codes ign calculations	ifferentia ligh Ga Differe Opamp. Nachines, for comp s, case st s for different gate.	I Amp in An ential Macro Metast lex sec udies ent log Domin	oplifier Output models ability. quential CMOS gie ekts, o logie.			
	NORA logic. CMOS layout techniques, visit			150				
	Alloys for ultra fast logic ckts.							
	Texts: 1. J.M. Rabacy, A. Chandrukasan and B. Nikolic,	Digital Integra	ted Circu	its- A	Design			
	Perspective, 2nd ed., PHI, 2003	of CMOS VL	SI Desig	n – a	System			
	Perspective, 2nd.ed., Pearson Education Asia, 2003 3. S.M. Kang and Y. Leblevici, CMOS Digital Integ	rated Circuits A	Analysis a	ind De	sign, 3rd			
	ed., McGraw Hill, 2003 4. J. P. Uyemura, Introduction to VLSI Circuits and	Systems, John	Wiley &	Sons (Asia) Pte			
	Ltd, 2002 5. R. Jacob Baker, CMOS Circuit Design, Layout, at 6. B. Razavi, Design of Analog CMOS Integrated C 7. P. E. Allen and D. R. Holberg, CMOS Analog	nd Simulation, ircuits, McGrav ig Circuit Desi	IEEE Pre v Hill 200 gn, And	ss, 199 01 edition	7. Oxford			
	The state of the s		-					
	University Press, 1997 8. B. Razavi, RF Microelectronics, Prentice-Hall, 19	998.	Se many many many many many many many many		L Edition			
1 - 0-	S. B. Razavi, RF Microelectronics, Prentice-Hall, 19 9, P. R. Gray and R. G. Meyer, Analysis and design	of Analog Integ	rated circ	uils 4t	n Edition			
	10. D. A. Johns and K. Martin, Analog Integrated	Circuit Design	n, Wiley	Studen	t Edition			
	2002.			0	0 6			
EC 50	Semiconductor IC technology	ed in modelling	ofsemic	onduct	or device			
Cours	se EC502 1: Acquire knowledge about physics involve	h and Wafer Pr	eparation					
Outco	ome EC502.2: Learn the basics theory of Crysta Growt EC502.3: Study the Epitaxy, Diffusion, Oxidation,	Lithography as	nd Etchin	g.				
A STATE OF	EC502.3: Study the Epitaxy, Diffusion, Oxfordation EC502.4: Understand the basic steps of fabrication	of semiconduc	tor devic	25.	11			
	EC\$02.4: Understand the basic steps of tabrication Historical perspective, processing overview, cry.	stal growth, w	afer fabri	cation	and bas			
	Silicon, Lithography, Wet and Dry Etching, Implantation, Metallization, Process Integration:	Thin film d	eposition nents, Bir	Diffi olar T	usion, lechnolog ufacturin			
	MOSFET Technology, MESFET Technology, Electrical Testing, Packaging, Yueld, Future	trends and Cl	hallenges	Chal	lienges			
	integration, system on chip.			~	K			
4		1		1	1			



Department of Electronics & Communication Engineering राष्ट्रीय प्रौद्योगिकी संस्थान,मणिपुर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR

Langol, Imphal – 795 004, Ph. (0385)2445812, e-mail: hodece@nitmanipur.ac.in (An Autonomous Institute under MHRD, Govt. of India)

Topics.	100					
		Texts: 1. G. S. May and S. M. Sze, Fundamentals of Semiconductor Fabricat 2. J. D. Plummer, M. D. Deal and P. B. Griffin, Silicon VLSI Technological Practice and Modeling, Pearson education, 2000.				
		 S. M. Sze, VLSI Technology, 2nd Edn., TMH, 2004. S. M. Sze, Semiconductor Devices: Physics and Technology, 2nd E W. R. Runyan and K. E. Bean, Semiconductor Integrated Circuit P Addison Wesley Publishing Company, 1990 				
		 S. A. Campbell, The Science and Engineering of Microelectron University Press, 1996. M. J. Madou, Fundamentals of Micro fabrication, 2nd Edition, CRO 				xford
FC	503	Embedded Systems Design	1 3		0	6
Cou	urse tcome	EC503.1: Understand hardware and software design requirements of e			stem	
		EC503.2: Describe the differences between the general computing system and the embedded system EC503.3:Develop familiarity with tools used to develop in an embedded environment. EC503.4:Analyze the embedded systems' specification and develop software programs Digital Systems and Embedded Systems, Design Methodology, Design Metrics, Specialties, Concepts & types of Memory, Cache Memory, Cache mapping techniques, replacement policies, Cache wire Techniques, Cache Impact on system Performance, Integrated Circuits Technologies- Full custom/VLSI, Logic Families, ASICs, PLDs, PALs, CPLDs, FPGA, Packaging and Circuit Boards, Interconnection and Signal Integrity, Differential Signaling. General Purpose Processor, System On chip, Embedded Computer Organization, ARM 7/ARM 9 architecture, ARM Microcontrollers and Processor Cores, Instructions and Data handling, interfacing with Memory, Interrupts, Timers, ARM Bus. I/O Devices, Controllers, Simple & Autonomous I/O Controllers, Parallel, Multiplexed, Tristate, and Open-Drain Buses, Bus Protocols, Serial Transmission Techniques & Standards, Wireless protocols, CAN & advanced Buses. Design Methodology, Design Flow, Architecture Exploration, Functional Design, Functional Verification, Synthesis, Physical Design, Design Optimization, Area Optimization, Timing Optimization, Power Optimization, Design for Test, Fault Models and Fault Simulation, Scan Design and Boundary Scan, Built-In Self Test (BIST), Nontechnical Issues. Texts/References: 1. Digital Design: An Embedded Systems Approach Using Verilog, Peter J. Ashenden ELSEVIER, Morgan Kaufinann Publication, 2008.				
		 Data books of ARM7/ARM9 J. Staunstrup and W. Wolf, editors, H. Design: Principles and Practice, Kluwer Academic Publishers, 1997. G. DeMicheli, R. Ernst, and W. Wolf, editors, Readings in Hardwar Academic Press, 2002. 				
EC	504	Advanced Digital Communication	3	0	10	6
Cor	urse toome	504.1: Understanding Concepts of Data Conversions 504.2: Learning Digital Modulations and data transmissions 504.3: Analyse concepts of Information content.				
C		504.4: Have to concept of coding and its importance. Analog-to-Digital Conversion: Sampling theorem, Pulse-Amplitude bandwidth for PAM signal, Natural sampling, Flat top sampling, Quantization error, Pulse-Code modulation (PCM), Electrical representation PCM system, Companding, Multiplexing PCM signals, Dimodulation, Adaptive delta modulation, Vocoders, Channel Voco	uantiz ntation fferen	ation of bi	of sinary of CM,	gnals, digits, Delta
2	5	coder. Digital Modulation Techniques: Binary Phase-Shift Keying (BPSK) Shift Keying, Differentially-Encoded PSK (DEPSK), Quadratur (QPSK), Quadrature Amplitude Shift Keying (QASK). Binary Fre BFSK), Similarity of BPSK and BFSK. M-ary FSK. Minimum Shift	, Diff e Pha	erenti se-Sh y-Shi	al I ift K	hase- eying

pell's

PER STATE OF THE S

ad office



राष्ट्रीय ग्रोद्योगिकी संस्थान,गणिपुर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR

Langol, Imphal - 795 004, Ph. (0385)2445812, e-mail: hodece@nitmanipur.ac.in
(An Autonomous Institute under MHRD, Govt. of India)

Data Transmission: A base band signal receiver, Probability of error, The Optimum Filter, Matched Filter, Probability of error in Matched filter, Coherent reception, Coherent reception of PSK and FSK, Non-Coherent reception of FSK, PSK and QPSK, Calculation of error probability of BPSK and BFSK, Error probability for QPSK Bit-by-

bit encoding versus Symbol-by-Symbol encoding, Relationship between Bit error rate and Symbol Error rate and comparison of modulation systems.

Information Theory and Coding: Discrete messages, The concept of amount of information, Entropy, Information rate, Coding to increase average information per bit, Shannon's theorem, Capacity of a Gaussian channel, Bandwidth-S/N tradeoff, use of orthogonal signals to attain Shannon's limit, Efficiency of orthogonal signal transmission, Coding Parity check bit coding for error detection, Coding for error detection and error correction, Block codes (coding and decoding). Convolution codes (coding and decoding).

Text/References:

- 1. Wayne Tomasi, "Electronic communications systems" 5th edition Pearson Education Asia, 2006
- 2. Taub and Schilling, "Principles of Communication Systems", TMH, 2nd Edition, 2006
- 3. S. Flaykin, "Digital Communication", Wiley, 2006.
- 4. S. Haykin, "Analog and Digital Communication", Wiley.

505	Modern Wireless Communication	3	10	10	6
MITSC	505.1. Understanding the historical background of wireless	ss communication	n and it	5	
atome	evolution.				
	505.2: Assimilating the concepts of increasing system cap	pacity.			
	505.3: Learning the effects of fading channels and various	s cellular interfo	rences		
	505.4: Enquiry to latest cellular technologies.			100	
*	Cellular concepts, frequency reuse, co channel interference characteristics; models for path loss, shadowing and coherence bandwidth coherence time. Doppler spread modulation for mobile radio, analysis under fading chandemodulator. Introduction to spread spectrum communications FDMA/TDM requency reuse, the basic theory of hexagonal cell layou Cellular systems, channel allocation schemes. Handow capacity, Erring capacity comparison of FDM/TDM systems of GSM standards; signaling and call control, mobil Wireless data networking, packet error modeling on fard of link and transport layer protocols over wireless channel IP); wireless data in GSM, IS-95, and GPRS.	multipath fad b Jakes' chan- nels diversity to cation. Multiple IA, CDMA. The it, spectrum/effi- er analysis. Co- ms and cellular ty managemen- ing channels, po-	ing (de nel moi chrique caccess e cellul ciency. llular C CDMA. c. locat erformai	lay 8 del T es and techi ar co FDM DMA Disc ion tr nce ar	pread, Digital Rake niques neept, /TIDM k; soft ussion tacing.
	1 Exts/Rferences: 1 Jochen Schiller, "Mobile Communications", Second E 2 William Stallings, "Wireless Communications and Ne 3 Kaveh Pahlavan, Prisanth Krishnamourthy, "Princi Edition, Pearson Education, 2003. 4 Uwe Hansmann, Lothar Merk, Martin S. Nicklons a Mobile Computing", Springer, 2003. 5. C.K. Toh, "Addisc Mobile Wireless Networks", First I	works", Pearso ples of Wirele and Thomas St	n Educa is Netw ober, "F	ition, orks' 'rincij	2002 First ples of
C 506	Advance Microwave fingineering		1 0	0	6
'ourse	EC 506.1: Student should able to identify the basic micro	mave devices.			
)utcome	EC506 2: Student should able to differentiate microwa	nve devices for	differen	nt fre	quency
	bands application				- Valid



Department of Electronics & Communication Engineering

राष्ट्रीय प्रौद्योगिकी संस्थान,मणिपुर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR

Langol, Imphal - 795 004, Ph. (0385)2445812, e-mail: hodece@nitmanipur.ac.in (An Autonomous Institute under MHRD, Govt. of India)

	EC506.3: Student should able to understand the working principle of the microwave device EC506.4: Student should able to implement the new microwave devices for practice applications.
	Significance of Maxwell Equations, Theory of Transmission line, Principles of microway circuits, Wave guides and boundary conditions, Cavity resonators, Directional coupler Phase shifter, microstrip line, Various types of antennas and feed systems, Antenna measurement principles, MICs, antenna, stub matching, smith chart, Noise and None lines distortion: Noise in Microwave Circuits, Noise Figure, Nonlinear Distortion, Dynami Range.
	Text/References:
	I. B. Razavi, IEEE Press 1995.
	 D. M. Pozar, "Microwave Engineering," 4th Edition, Wiley, 2012. Elements of Electromagnetics, 4th Edition – Matthew N O Sadiku Oxford University Press
	4. Engineering Electromagnetics, 2ed Edition - Nathan Ida Springer India
EC 507	Signal Processing Algorithms 3 0 0 6 507.1: Summarize various Transforms like DFT, DCT, HAAR etc on 1-D and 2-D signal
Outcome	507.2: Apply such transforms to design Digital filters (FIR/IIR) 507.3: Analyze the filter structures using realization techniques for computation and design efficiency
-	507.4: Monitor the accuracy of Digital filters in Multi-rate signal processing
	Orthogonal transforms: DFT, DCT and HAAR; Properties of DFT; Computation of DF FFT and structures, Decimation in time, Decimation in frequency; Linear convolution usin DFT; Digital filter structures: Basic FIR/IIR filter structures, FIR/IIR Cascaded lattic structures, Parallel all pass realization of IIR transfer functions, Sine cosine generated Computational complexity of filter structures; Multirate signal processing: Basic structure for sampling rate conversion, Decimators and Interpolators; Multistage design interpolators and decimators; Polyphase decomposition and FIR structures; Computational efficient sampling rate converters; Arbitrary sampling rate converters based on interpolation algorithms: Lagrange interpolation, Spline interpolation; Quadrature mirror filter bank Conditions for perfect reconstruction; Applications in sub-band coding
	Orthogonal transforms: DFT, DCT and HAAR; Properties of DFT; Computation of DF FFT and structures, Decimation in time, Decimation in frequency; Linear convolution usin DFT; Digital filter structures: Basic FIR/IIR filter structures, FIR/IIR Cascaded lattic structures, Parallel all pass realization of IIR transfer functions, Sine cosine generated Computational complexity of filter structures; Multirate signal processing: Basic structure for sampling rate conversion, Decimators and Interpolators; Multistage design interpolators and decimators; Polyphase decomposition and FIR structures; Computational efficient sampling rate converters; Arbitrary sampling rate converters based on interpolation algorithms: Lagrange interpolation, Spline interpolation; Quadrature mirror filter bank

EC 521	Modern Digital System Design	3	0	0	6
Course Outcome	EC521.1: Design Mealy and Moore finite state machines for the EC521.2: Understand the overview of clock skew concept. EC521.3: Understand overview of PLDs, CPLDs and FPGAs. EC521.4:Use hardware description language and logic simulation.		ificati	ons.	
0	Principles of Sequential logic design: Concept of FSM - M structures: Moore machine - Mealy machine, Analysis of state m flops, Clocked synchronous state machine design, Designing diagrams, State machine synthesis using transition list, Clock CPLDs and FPGAs, RT level combinational circuit, Regular tramples with VHDL	etastabilit achine wit state ma skew, Ov	h D ar chine erviev	using v of l	Flip- state PLDs

Texts: 1. J. F. Wakerly: Digital Design-Principles and Practices, 4th Edition, Pearson, 2008. 2. Pong P. Chu: FPGA Prototyping by VHDI, Examples: Xilinx Spartan-3 Version, 1st Edition, WileyInterscience, 2008.

Signal Processing for Embedded Systems



राष्ट्रीय प्रौद्योगिकी संस्थान,मणिपुर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR Langol, Imphal - 795 004, Ph. (0385)2445812, e-mail: hodece@nitmanipur.ac.in (An Autonomous Institute under MHRD, Govt. of India)

523.1: Illustrate various signal processing algorithms and transforms
523.2: Organize DSP algorithms using new graph unfolding, retiming, parallel 523.3: Integrate transforming techniques like folding/unfolding, retiming, parallel
Digital Signal Processing Overview, Convolution, Correlation, Digital filters, DFT, STFT, Digital Signal Processing Overview, Convolution, Correlation, Digital filters, DFT, STFT, DCT, wavelets and filter banks, FFT algorithms and Implementation, Representations of the DSP algorithms, Block diagrams, Signal flow graph, Data-flow graph, Dependence graph, iteration bounds, Pipelining and Parallel processing of FIR filters, Algorithm transformation: Retiming, Folding, Unfolding, Algorithmic strength reduction in Filters and Transforms, Parallel FIR filters, Fast FIR algorithms, Discrete cosine transform and Inverse DCT, Parallel processing for IIR filters, Pipelined adaptive digital filters, Introduction to Digital signal processing systems. MAC, Barrel shifter, ALU, Multipliers, Dividers, DSP processor architecture, Software developments, Selections of DSP processors, real time implementation considerations, Hardware interfacing, DSP processor architectures: TMS 320C54XX, TMS 320C57XX. Blackfin processor: Architecture overview, memory management, I/O management, On chip resources, programming considerations, Real time implementations, Applications of DSP systems: FIR filters, IIR filters, DTMF generation and detection, FFT algorithms, wavelet algorithms, Adaptive algorithms: system identification, inverse modeling, noise cancellation, prediction.
Texts: 1. Sen. M. Kuo and Woon-Seng Gan, "Digital Signal Processors, architectures implementations, and applications", Prentice-Hall, 1999. 2. V. Madisetti, "The Digital Signal Processing Handbook", IEEE press, 2000. 3. K. K. Parhi, "VLSI Digital Signal Processing Systems—Design and Implementation", John Wiley & Sons, Inc. 2008. 4. Sanjit K. Mitra, "Digital Signal Processing: A Computer based approach", McCraw Hill 1998. 5. Lawrence R. Rabiner and Bernard Gold, "Theory and application of Digital signal Processing", Prentice-Hall of India, 2006.
EC524.1: Describe the properties of materials and Application of semiconductor to EC524.2: Apply the knowledge of semiconductors to illustrate the functioning of bas electronic devices. EC524.3: Demonstrate the control Applications using semiconductor devices.
p-n Junctions: equilibrium conditions, forward and reverse-biased junctions, reverse-bi- breakdown, transient and a conditions, recombination and generation in the transitio semiconductor hetero-junctions, Metalsemiconductor junctions. Schouky barriers, rectifying and Ohmic contacts, Bipolar junction transistors, minority carrier distribution and terming currents, generalized biasing, switching, secondary effects, frequency limitations transistors, hetero-junction bipolar transistors, Field-Effect Transistors: JFET currents volta characteristics, effects in real devices, high-frequency and high-speed issues, Metal Insula Semiconductor FET, MOSFET basic operation and fabrication, ideal MOS capacitor, effects of real surface
5 5 1 1

2. P. Bhattacharya, Semiconductor Optoelectronics Devices, 2nd Edition, PHI, 2009. (8)

1. B. G. Streetman and S. Banerjee, Solid State Electronic Devices, 6th Edition, PHI Private

Limited, 2011.



PRESENTATION OF THE STATE OF TH

Department of Electronics & Communication Engineering

राष्ट्रीय प्रौद्योगिकी संस्थान,मणिपुर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR

Langol, Imphal - 795 004, Ph. (0385)2445812, e-mail: hodece@nitmanipur.ac.in (An Autonomous Institute under MHRD, Govt. of India)

	3. G. Massobrio and P. Antognetti, Semiconductor Device Modeling with SPICE, 21 Edition, TMH, 2010.
	 C. C. Hu, Modern Semiconductor Devices for Integrated Circuits, Pearson Education 2010. R. S. Muller and T. I. Kamins, Device Electronics for Integrated Circuits, 3rd Edition Wiley India, 2009.
	 6. S. M. Sze and K. K. Ng, Physics of Semiconductor Devices, 3rd Edition, Wiley Ind 2010. 7. Y. Tsividis, Operation and Modeling of the MOS transistor, 2nd Edition, TMH, 1999. 8. S. A. Neamen and D. Biswas, Semiconductor Physics and Devices, 4th Edition, TMI 2012.
EC 525	Real Time Operating Systems 3 0 0 6
Course Outcome	525.1 Understand the fundamentals of interaction of OS with a computer and Us computation 525.2 Recognize how process are created and controlled with OS 525.3 Learn the programming logic of modelling Process based on range of OS features 525.4 Understand the development of the target system by porting RTOS
	Software Architectures, Software Developments Tools, Programming Concepts, Embedded Programming in C and C++, Queues, Stacks, Optimization of Memory needs, Program Modeling Concepts, Software Development Process Life Cycle and its Model, Software Analysis, Design and Maintenance, Operating System Concepts, Processes, Deadlock Memory Management, Input /Output, Files, Security, the Shell, Recycling of Concept Operating System structure Monolithic Systems: Layered Systems, Virtual Machines, Exception of Concepts, Client-Server Model, Real Time Operating Systems (µC/OS):Real-Time Software Concepts, Kernel Structure, Task Management, Time Management, Inter tast Communication & Synchronization, Memory Management, and Porting µCos-II. Linux/R Linux: Features of Linux, Linux commands, File Manipulations, Directory, Pipes and Filter File Protections, Shell Programming, System Programming, RT Linux Modules, POSI Threads, Mutex Management, Semaphore Management
	Texts: 1. µC/OS-II, The real time Kernel, Jean J. Labrossy, Lawrence: R & D Publications, 2000. Embedded Real Time Systems: Concepts, Design & Programming, Dr.K.V.K K. Prasa: Dreamtech Publication, 2007 3. An Embedded Software Primer, David E. Simon, Pearson Education Publication, 2005. Modern Operating Systems, Second Edition, Andrew S. Tanenbaum, Prentice Ha Publication, 2001. 5. Embedded Systems Architecture, Programming and design, Raj Kamal, Tata MCgraw-Hi Publication, 1999.
EC 526	ASIC Design and Modeling 3 0 0 6
Course	EC526.1: Describe the design flow, types and the programming technologies of an ASIC an its construction EC526.2: Describe the goals, objectives, measurements and algorithms of floorplanning a placement then apply those algorithms to place the logic cells inside the flexible blocks of a ASIC to meet the objectives EC526.3: Describe the goals, objectives, measurements and algorithms of routing then appl those algorithms to route the channels then describing various circuit extraction formats an investigate the issues and discover solutions in each step of physical design flow of an ASIC EC526.4: Design an ASIC for digital circuits with ASIC design flow steps consists a simulation, synthesis, floorplanning, placement, routing, circuit extraction and general GDSII File for fabrication of an ASIC, then analyze the ASIC to meet the performance it terms of area, speed and power using EDA tools. Types of ASICs - Design flow - CMOS transistors - Combinational Logic Cell - Sequenting Cell - Data path logic cell - Transistors as Resistors - Transistor Parasitic Capacitance.
M.	Logical effon.

J.



- राष्ट्रीय प्रौद्योगिकी संस्थान,मणिपुर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR Langol, Imphal - 795 004, Ph. (0385)2445812, e-mail. hodece@nitmanipur.ac.in (An Autonomous Institute under MIRD, Govt, of India)

	PROGRAMMABLE ASICS, PROGRAMMABLE ASIC LOGIC CELLSAND PROGRAMMABLE ASIC I/O CELLS 9 Anti-fuse - static RAM - EPROM and EEPROM technology - Actel ACT - Xilinx LCA - Altera FLEX - Altera MAX DC & AC inputs and outputs - Clock & Power inputs - Xilinx I/O blocks.
	PROGRAMMABLE ASIC ARCHITECUTREArchitecture and configuration of Spartan / Cyclone and Virtex / Stratix FPGAs - Micro-Blaze / Nios based embedded systems - Signal probing techniques.
	LOGIC SYNTHESIS, PLACEMENT AND ROUTINGLogic synthesis - ASIC floor planning- placement and routing - power and clocking strategies.
EC 527	Microcontroller for Embedded Systems 3 0 0 6
	527 LL parn the basic hardware of various microcontrollers
	522.2 Program, build and test a microcontroller system
Course	527.3 Interface a microcontroller system to user controls and other electronic systems. 527.4 Understand the internal architecture of microcontroller systems, including counters,
Outcome	ARM Design Philosophy, Registers, Program Status Register, Instruction Pipeline, Interrupts and Vector Table, Architecture Revision, ARM Processor Families. Instruction Set: Data Processing Instructions, Addressing Modes, Branch, Load, Store Instructions, PSR Instructions, Conditional Instructions. Thumb Instruction Set: Register Usage, Other Branch Instructions, Data Processing Instructions, Single-Register and Multi Register Load-Store Instructions, Stack, Software Interrupt Instructions. Simple C Programs using Function Calls, Pointers, Structures, Integer and Floating Point Arithmetic, Assembly Code using Instruction Scheduling, Register Allocation, Conditional Execution and Loops. Cache Architecture, Polices, Flushing and Caches, MMU, Page Tables, Translation, Access Permissions, Context Switch.
	Texts/References: 1 ARM Systems Developer's Guides- Designing & Optimizing System Software - Andrew N. Sloss, Dominic Symes, Chris Wright, 2008, Elsevier. 2. Embedded Microcomputer Systems, Real Time Interfacing - Jonathan W. Valvano - Brookes / Cole, 1999, Thomas Learning.
EC 528	Embedded Computing 3 0 0 6
Course Outcome	EC528 1: Understand the embedded processor architectures. EC528.2:Understand the various semiconductor memories including RAM and ROM. EC528.3:Design and develop a basic embedded system by programming.
	System Calls, Scheduling, Memory Allocation, Timers, Embedded Cinux, Root File System, Busy Box. Tasks, Threads, Multi-Threading, Semaphore, Message Queue, GNU GCC, make, gdb, static and dynamic linking, C libraries, compiler options, code optimization switches, lint, code profiling tools. Sensor and actuator interface, data transfer and control, GPS, GSM module interfacing with dataprocessing and display. OpenCV for machine vision, Audio signal processing, Sockets, ports, UDP, TCP/IP, client server model, socket
	802.11, Bluetooth, ZigBee, SSH, firewalls, network security. Application binary interface exception and interrupt handling, interrupt latency, assemblers, assembler directives, macros simulation and debugging tools.
	Texts/References: 1. Modern Embedded Computing - Peter Barry and Patrick Crowley, 1st Ed. Elsevier/Morgan Kaufmann, 2012. 2. Linux Application Development - Michael K. Johnson, Erik W. Troan, Adission Wesley



STATISTICAL STATIS

Department of Electronics & Communication Engineering

राष्ट्रीय प्रौद्योगिकी संस्थान मणिपुर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR

Langol, Imphal – 795 004, Ph. (0385)2445812, e-mail: hodece@nitmanipur.ac.in
(An Autonomous Institute under MHRD, Govt. of India)

3. Assembly Language for x86 Processors by Kip R. Irvine 4. Intel® 64 and IA-32

4. Operating System Concepts by Abraham Silberschatz, Peter B. Galvin and Greg Gagne.

Architectures Software Developer Manuals

		The Design of the UNIX Operating System by Maurice J. Bach Pre UNIX Network Programming by W. Richard Stevens	ntice-	Hall		
	EC 529	Embedded Networking	1 7	0	0	6
		529.1 Learn the serial and parallel communication protocol related to enetworking. 529.2 Understand the concepts of USB & CAN bus.	embec		10	0
	Course	529.3 Understand the concepts of Embedded Ethernet.				
	Outcome	529.4 Recognize the need for wireless protocols to indulge in Real wo	rld in	terfori	na.	
	Outcome	Embedded Networking: Introduction - Serial/Parallel Commonitoration protocols RS232 standard - RS485 - Synchronous S Peripheral Interface (SPI) - Inter Integrated Circuits (I2C) - PC Parall ISA/PCI Bus protocols - Firewire, USB bus - Introduction' - Speed Id - USB States - USB bus communication: Packets - Data flow ty Descriptors - PIC 18 Microcontroller USB Interface - C Programs - Creames - Bit stuffing - Types of errors - Nominal Bit Timing - PIC Interface - A simple application with CAN. Elements of a network Building a Network: Hardware options - Cables, Connections and networks: Selecting components - Ethernet Controllers - Using the interrocommunications - Inside the Internet protocol. Exchanging messages Serving web pages with Dynamic Data - Serving web pages that re Email for Embedded Systems - Using FTP - Keeping Devices and Netsensor networks - Introduction - Applications - Network Topology Synchronization - Energy efficient MAC protocols - SMAC - Energ routing - Data Centric routing. Texts/ References: 1. Embedded Systems Design: A Unified Hardware/Software Introduction - Data Centric routing. Texts/ References: 2. Parallel Port Complete: Programming, interfacing and using the PCs Jan Axelson, Penram Publications, 1996. 3. Advanced PIC microcontroller projects in C: from USB to RTOS with Dogan Ibrahim, Elsevier 2008. 2. Embedded Ethernet and Internet Co Penram publications, 2003. 3. Networking Wireless, Sensors - Bha Cambridge press 2005.	nunlezerial I el por entific pes - AN Bu micro i - Ir twork et in I using work - Loc y effi paral th the	Protocot progration Enum Enum Is - In Secontrol Specon a UDP I to us secure ralizat cient a PICI: e - Jar	ols ramin on the result of	ing - e bus ion - ction CAN net - esign ternet CP - put - reless Time obust ahid, oort - ries - dson.
	EC 530	Low Power VLSI	3	0	0	6
	Course Outcome	530.1: Analyze and implement various CMOS static logic circuits. 530.2: Learn the design of various CMOS Dynamic logic circuits. 530.3: Learn the design techniques of low voltage and low power CMO various applications. 530.4: Design and implementation of various structures for low power)S cir	cuits f	or	
		Introduction: Power dissipation analysis, Physics of Power				MOS
April Trick	OF	FET Devices, Dynamic power, Static power Low-power circuit technic and threshold-voltage hurdle in low-power design, Low power desi Recovery Technique.	aues -	Volta	ME SC	alina
		Advanced Techniques - Low Power CMOS VLSI Design, Low-power of level approach.				
1000		Low-power Analog and digital design issues in weak inversion and str of operation. Power Estimation - Synthesis for Low Power - Design and Test of Lo				
		Circuits. Text/Reference:		Mages		,103
M		I. Gary Yeap " Practical Low Power (Night VLS) Design 1997				



• राष्ट्रीय प्रौद्योगिकी संस्थान,मणिपुर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR Langol, Imphal – 795 004, Ph. (0385)2445812, e-mail: hodece@nitmanipur ac in (An Autonomous Institute under MHRD, Govt. of India)

	2 Kaushik Roy, Sharat Prasad, "Low Power CMOS VLS! Circuit Design", 2000	
EC 531	FPGA Design 3 0 0 6	
Course	EC531.1: Understand design and implementation styles. EC531.2: Use computer-aided design tools to synthesize, map, place, routing, and download the digital designs on the FPGA board. EC531.3: Identify and distinguish different special purpose processor architecture. EC531.4: Understand design of parametrized library cells.	
Outcome	Architecture vs organization, Design styles, Implementation styles, Design Examples usin programmable logic devices, Design of Universal block. Design of memory, Floating poir multiplier. Barrel shifter, Special purposeProcessors - Xilinx Vertex and Spartan - II; Alter FLEX 10k and other architectures. Design of parameterized library cells, Implementation an Testing- Xilinx, Actel and Altera FPCiA based systems. Design - Case study. Texts: 1. John V.Old Field, Richrad C.Dorf, Field Programmable Gate Arrays, John Wiley 1995.	it a
	2. Michel John Sebastian Smith: Application Specific Integrated Circuits, Pearson, 1997.	
EC 532	VLSI System Design 9 3 0 0 6	7110
Course Outcome	EC532.1: Ability to understand the basics of system hardware design with hierarchical design. EC532.2: Ability to understand how the system components are interfaced with each other. EC532.3: Ability to know methods to handle multiple clocks in a system. EC532.4: Ability to make out differences between synchronous and asynchronous design systems. Designing of FSM and to know different strategies to assign the states.	gn
	Basics of system hardware design: Hierarchical design using top-down and bottom-to-methodology. System partitioning techniques, interfacing between system component Handling multiple clock domains, Synchronous and asynchronous design styles; Design of finite state machines: state assignment strategies; The Processor: Data path and Control Enhancing performance with Pipelining, exploiting of Memory hierarchy. Texts / References:	s, of ol,
	 G. De Micheli, Synthesis and Optimization of Digital Circuits, Tata McGraw-Hill, 200-2. D. A. Patterson and J. L. Hennessy, Computer Organization and Design: Thardware/Software Interface, 2nd Edition, Morgan Kaulmann Publishers, Inc. 1998. J. Rabaey, Digital Integrated Circuits, A Design Perspective/ 2nd Edition, Pearson Education, 2003. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design, 2nd Edition, Eig Indian Reprint, Pearson Education, 2002. C. Mead and L. Conway, Introduction to VL Systems, Addison Wesley, 1979. 	he
		-
EC 534	VI.SI EDA Tools 3 0 0 6	
Course Outcome	EC534.1: Organise the various equipments and components required for VLSI product development. EC534.2: Survey on the libraries available in the CAD tools. EC534.3: Identify Algorithms for circuit simulation. EC534.4: Understand the concepts of high level synthesis.	
	ASIC design flow, various design entries. IP cores, cross compilers, cell design, sti- diagrams, synthesis, place and route, floor planning, power estimation, static timing analysi dynamic timing analysis, antenna rules, design rule check, electric rule check, schematic ru check. Clock domain crossing check, layout verses schematic, layout techniques, verification manufacturing tests. Xilinx ISE, Actel libero, Active HDL, Simplify pro, Leonardo spectru Quartus, Boole Dozer, Model Simdesign entries, various simulation, synthesis, place a route, timing verification. Cadence, IC station – design entries, simulations, various tools the suit, GDS files. Microwind, Spice, Magic – layout techniques, simulations, DRCs, to available in the suit.	

(12)



PREPEREURITATIONS OF THE STREET STREET

Department of Electronics & Communication Engineering राष्ट्रीय प्रौद्योगिकी संस्थान,मणिपुर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR

Langol, Imphal - 795 004, Ph. (0385)2445812, e-mail: hodece@nitmanipur.ac.in (An Autonomous Institute under MHRD, Govt. of India)

	Texts: 1. Michael Smith, "Application Specific Integrated Circuits", Pearson Education Asia, 2000 2. Reference manuals of the respective tools.
EC 535	VLSI DSP 3 0 0 6
Course Outcome	535 1: Understand the overview of DSP concepts 535 2: Perform Pipelining and parallel processing in FIR systems to achieve high speed and low power 535.33 Perform retiming, unfolding and folding in FIR and IIR filters. 535.4 Understand systolic architecture design for FIR filters 535.4: Learn and understand the different techniques of power reduction and power estimation.
	Introduction to DSP systems: Representation of DSP algorithms; Iteration Bound: Definition. Examples, Algorithms for computing Iteration bound; Pipeljning and Parallel Processing. Definitions, Pipelining and parallel processing of FIR filters, Pipelining and parallel processing for low power; Retiming: Definitions and Properties, Solving system of Inequalities, Retiming techniques; Unfolding: Definition, An algorithm for unfolding Applications of unfolding; Folding: Definition, Folding transformations, Register minimization techniques, Register minimization in folded architectures; Systolic Architecture Design: Introduction, Systolic array design methodology, FIR systolic arrays, Selection of scheduling vector, Matrix Matrix multiplication and 2D systolic array design; CORDIC based Implementations: Architecture, Implementation of FIR filter and FFT algorithm; Bit-Level arithmetic architectures: Parallel multipliers, Bit-serial multipliers, Bit-Serial FIR filter design and Implementation; Redundant arithmetic: Redundant number representation, Carry-free radix-2 addition and subtraction, radix-2 hybrid redundant multiplication architectures: Low-power design: Theoretical background, Scaling versus power consumption, Power analysis, Power reduction techniques, Power estimation approaches. Texts: 1. U. Meyer-Baese, DSP with FPGA, Springer, 2004. 2. K. K. Parhi, VLSI DSP Systems, Wiley, 2003. 3. R.G. Lyons, Understanding Digital Signal Processing, Pearson Education, 2004.
EC 536	Reconfigurable Computing 3 0 0 6
Course Outcome	EC536.1: Understand the Concept of Reconfigurable Computing and FPGA Architectures. EC536.2: Model the digital system building blocks using the HDL Language. EC536.3: Explore the scope of reconfigurable computing in various applications. EC536.4: Analyse and optimize the various design parameters. Computing requirements, Area, Technology scaling, Instructions, Custom Computing Machine, Overview, Comparison of Computing Machines. Interconnects, Requirements,
X	Delays in VLSI Structures; Partitioning and Placement, Routing; Computing Elements, LUT's, LUT Mapping, ALU and CLB's, Retiming, Fine-grained & Coarse-grained structures; Multicontext; Comparison of different architectures viz. PDSPs, RALU, VLIW, Vector Processors, Memories, Arrays for fast computations, CPLDs, FPGAs, Multicontext, Partial Reconfigurable Devices; TSFPGA, DPGA, Mattrix; Best suitable approach for RD; Case study. Control Logic, Binding Time and Programming Styles, Overheads, Data Density, Data BW, Function density, Function diversity, Interconnect methods, Best suitable methods for RD; Contexts, Context switching; Area calculations for PE; Efficiency, ISP, Hot Reconfiguration; Case study. Architectures for existing multi FPGA systems, Compilation Techniques for mapping applications described in a HDL to reconfigurable hardware, Study of existing reconfigurable computing systems to identify existing system limitations and to highlight opportunities for research; Software challenges in System on chip; Testability challenges; Case studies. Modelling. Temporal portioning algorithms, Online temporal placement, Device space management, Direct communication, Third party communication, Bus based communication, Ckt switching, Network on chip, Dynamic network on chip, Partial reconfigurable design.

Acorect .

(13)



Department of Electronics & Communication Engineering

राष्ट्रीय प्रौद्योगिकी संस्थान,मणिपुर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR

Langol, Imphal - 795 004, Ph. (0385)2445812, e-mail: hodece@nitmanipur.ac.in (An Autonomous Institute under MHRD, Govt. of India)

DRAM Testing Nonvolatile Memory Medeling and Testing-IDDQ Faut victoring DRAM Testing Nonvolatile Memory Testing General Reliability Issues, RAM Failure Testing-Application Specific Memory Testing General Reliability Modeling and Failure Rate Modes and Mechanism, Nonvolatile Memory, Reliability Modeling and Failure Radiation Radiation Effects, SEP, Radiation Radiation Failure Memory		1. IEEE Journal papers on Reconfigurable Architectures 1. IEEE Journal papers on Reconfigurable Architectures 2. "High Performance Computing Architectures" (HPCA) Society papers. 3. Christophe Bobda, "Introduction to Reconfigurable Computing", Springer Publication. 2009.
Digital IC Design 537. I. Learn the basics modelling and fabrication of CMOS Integrated circuits. 537. I. Learn the design of power performance tradeoff. 537. S. Design and analysis of digital integrated circuits. 537. S. Design and analysis of digital integrated circuits. 537. Learn the basic digital logic gate and their applications. 537. Learn the basic digital logic gate and their applications. 1. Introduction. Metrics; Switch Logic; Process; Gates, MOS Transistor; Inverter VTC,MOS Introduction, Metrics; Switch Logic, Process; Cates, MOS Logic; Logical Effort; Process variation Effects, Introduction to VLSI fabrication. Memory; Decoders; Pass Transitor; Dynamic and Static Logic, Jomino Logic, Scaling, Metrory; Decoders; Pass Transitor; Dynamic and Static Logic, Jomino Logic, Scaling, Adders; Multipiers, Latches; Timing; Clock, SRAM, Design for Performance; Power Performance Tradeoff. Analysis and Design of Digital Integrated Circuits. Circuit analysis of piecewise linear single energy storage element networks. Rules for determining, states of diodes and transistors. Bipolar junction and field effect transistors as switches. Basic digital logic gates. Integrated circuit logic and building blocks (TTL, MOS, CMOS, ECL., Integrated Injection Logic). Sweep circuits (constant current, Miller; bootstrap), Monostable, Astable, and Bistable (Schnitt Frigger) switching circuits. Applications (pulse width modulator, triangle wave generator, FM function generator design.) Text/References: 1. Ivan Sutherlnd, Robert F Sroutl, David Harris, Logical Effort: Designing Fast CMOS Circuits 2. N. Weste and K. Estranghian, Principles of CMOS VI SI Design, Addison Westey, 1985 3. L. Glaser and D. Dobberphil, The Design and Analysis of VLSI Circuits. Addison Westey, 1985 4. C. Mead and L. Conway, Introduction to VLSI Systems, Addison Wesley, 1979. 5. J. Rabaey, Digital integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rabaey, Digital integrated Circuits: A Design Perspective, Prentice Hall		4. Maya Gokhale, Paul Ghaham, "Reconfigurable Computing 1 or
Signature Sign		2011.
Source Outcome S17.3. Design and analysis of digital integrated circuits S17.4. Learn the basic digital logic gate and their applications Introduction: Metries, Switch Logic; Process: Gates, MOS Transistor; Inwerter VTC,MOS Capacitor; Inverter Delay; Power Buffer String; Wires, CMOS Logic; Logical Effort; Process variation Effects, Introduction to VLSI fabrication. Memory; Decoders; Pass Transitor; Dynamic and Static Logic; Domino Logic; Scaling, Adders; Mullipiers, Latches; Timing; Clock; SRAM. Design for Performance; Power Performance Tradeoff. Analysis and Design of Digital Integrated Circuits. Circuit analysis of piecewise linear single energy storage element networks. Rules for determining states of diodes and transistors. Bipolar junction and field effect transistors as switches. Basic digital logic gates, Integrated circuit logic and building blocks (TTL, MOS, CMOS, ECL., Integrated Injection Logic). Sweep circuits (constant current, Miller, bootstrap), Monostable, Astable, and Bistable (Schmitt Ingger) switching circuits. Applications (pulse width modulator, triangle wave generator, FM function generator design). Text/References: 1. Ivan Sutherlind, Robert F Sroull, David Harris, Logical Effort: Designing Fast CMOS Circuits 2. N. Weste and K. Eshranghian, Principles of CMOS VI.SI Design. Addison Wesley, 1985 3. L. Glaser and D. Dobberpuhl, The Design and Analysis of VLSI Circuits, Addison Wesley, 1985 4. C. Mead and L. Conway, Introduction to VLSI Systems, Addison Wesley, 1979, 5. J. Rabaey, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997 EC 538. Understand memory architectures of SRAM, DRAM and non-volatile memories. EC538.4: Analyse the various advance memory technologies. Outcome EC 538.4: Analyse the various advance memory technologies. Outcome EC 538.4: Analyse the various advance memory technologies. Outcome States Remoner Section Specific SRAMs, DRAMs, MOS DRAM Cell, BICMOS SRAM Architecture, MOS SRAM Cell and Peripheral Circuit, Bipolar SRAM, SOI, A		3 0 0 6
Source Str. 2. Learn the design of power street circuits. Str. 3. Design and analysis of digital integrated circuits. Str. 4. Learn the basic digital logic gate and their applications. Introduction: Metrics; Switch Logic; Process; Gates, MOS Transistor; Inwerter VTC, MOS Capacitor; Inverter Delay; Power Buffer String, Wires, CMOS Logic; Logical Effort; Process variation Effects, Introduction to VLSI fabrication. Memory; Decoders; Pass Transitor; Dynamic and Static Logic; Logical Effort; Performance Tradeoff. Analysis and Design of Digital Integrated Circuits. Circuit analysis of piecewise linear single energy storage element networks. Rules for determining states of diodes and transistors. Bipolar junction and field effect transistors as switches. Basic digital logic gates, Integrated circuit logic and building blocks (TTL, MOS, CMOS, ECL, Integrated Injection Logic). Sweep circuits (constant current, Miller, bootstrap), Monostable, Astable, and Bistable (Schmitt Frigger) switching circuits. Applications (pulse width modulator, triangle wave generator, EM function generator design). Text/References: 1. Ivan Sutherlnd, Robert F Sroull, David Harris, Logical Effort: Designing Fast CMOS Circuits 2. N. Weste and K. Eshranghian, Principles of CMOS VI.SI Design. Addison Wesley, 1985 3. L. Gfaser and D. Dobberpuhl, The Design and Analysis of VLSI Circuits, Addison Wesley, 1985 4. C. Mead and L. Conway, Introduction to VLSI Systems, Addison Wesley, 1979, 5. J. Rabaey, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997 EC 538. Understand memory architectures of SRAM, DRAM and non-volatile memories. EC538.4: Analyse the various advance memory technologies. Outcome EC538.5: Course C60AMS, Power Perspective, Prentice Hall India, 1997 For the prophication Specific Memory Testing Cene	CC 537	Digital IC Design
Source Outcome S17.3. Design and analysis of digital integrated circuits S17.4. Learn the basic digital logic gate and their applications Introduction: Metries, Switch Logic; Process: Gates, MOS Transistor; Inwerter VTC,MOS Capacitor; Inverter Delay; Power Buffer String; Wires, CMOS Logic; Logical Effort; Process variation Effects, Introduction to VLSI fabrication. Memory; Decoders; Pass Transitor; Dynamic and Static Logic; Domino Logic; Scaling, Adders; Mullipiers, Latches; Timing; Clock; SRAM. Design for Performance; Power Performance Tradeoff. Analysis and Design of Digital Integrated Circuits. Circuit analysis of piecewise linear single energy storage element networks. Rules for determining states of diodes and transistors. Bipolar junction and field effect transistors as switches. Basic digital logic gates, Integrated circuit logic and building blocks (TTL, MOS, CMOS, ECL., Integrated Injection Logic). Sweep circuits (constant current, Miller, bootstrap), Monostable, Astable, and Bistable (Schmitt Ingger) switching circuits. Applications (pulse width modulator, triangle wave generator, FM function generator design). Text/References: 1. Ivan Sutherlind, Robert F Sroull, David Harris, Logical Effort: Designing Fast CMOS Circuits 2. N. Weste and K. Eshranghian, Principles of CMOS VI.SI Design. Addison Wesley, 1985 3. L. Glaser and D. Dobberpuhl, The Design and Analysis of VLSI Circuits, Addison Wesley, 1985 4. C. Mead and L. Conway, Introduction to VLSI Systems, Addison Wesley, 1979, 5. J. Rabaey, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997 EC 538. Understand memory architectures of SRAM, DRAM and non-volatile memories. EC538.4: Analyse the various advance memory technologies. Outcome EC 538.4: Analyse the various advance memory technologies. Outcome EC 538.4: Analyse the various advance memory technologies. Outcome States Remoner Section Specific SRAMs, DRAMs, MOS DRAM Cell, BICMOS SRAM Architecture, MOS SRAM Cell and Peripheral Circuit, Bipolar SRAM, SOI, A	EC 331	537 b Learn the basics modelling and fabrication of Civio a mag-
S17.3. Design and analysis to digital logic gate and their applications S17.4. Learn the basic digital logic gate and their applications Introduction: Metrics; Switch Logic; Process; Gates, MOS. Transistor; Inverter VTC,MOS. Introduction: Metrics; Switch Logic; Process variation Effects, Introduction to VLSI fabrication. Memory; Decoders; Pass Transitor, Dynamic and Static Logic; Domino Logic; Scaling, Adders; Multipiers, Latches; Timing; Clock; SRAM; Design for Performance; Power Performance Tradeoff. Analysis and Design of Digital Integrated Circuits. Circuit analysis of piecewise linear single energy storage element networks. Rules for determining, states of diodes and transistors. Bipolar junction and field effect transistors as switches. Basic digital logic gates, Integrated circuit logic and building blocks (TTL, MOS, CMOS, ECL, Integrated Injection Logic). Sweep circuits (constant current, Miller; bootstrap), Monostable, Astable, and Bistable (Schmitt Fringer) switching circuits. Applications (pulse width modulator, triangle wave generator, FM function generator design). Test/References: 1. Ivan Sutherland, Robert F Stoull, David Harris, Logical Effort: Designing Fast CMOS Circuits 2. N. Weste and K. Eshranghian, Principles of CMOS VLSI Design. Addison Wesley, 1985 3. L. Glaser and D. Dobberpuht, The Design and Analysis of VLSI Circuits, Addison Wesley, 1985 4. C. Mead and L. Conway, Introduction to VLSI Systems, Addison-Wesley, 1979. 5. J. Rabaey, Digital integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rabaey, Digital integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rabaey, Digital integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rabaey, Digital integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rabaey, Digital integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rabaey, Digital integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rabaey, Dig		537.2 Jean the design of power performance tradeout
Outcome 317.4 Learn the haste digital togic; Process; Gates; MOS Transistor; Inverter Victorial Introduction; Metrics; Switch Logic; Process Gates; MOS Logic; Logical Effort; Capacitor; Inverter Delay; Power Buffer Sizing; Wires; CMOS Logic; Logical Effort; Process variation Effects, Introduction to VLSI fabrication. Memory; Decoders; Pass Transitor; Dynamic and Static Logic; Domine Logic; Scalings, Adders; Multipiers; Latches; Timing; Clock; SRAM; Design for Performance; Power Adders; Multipiers; Latches; Timing; Clock; SRAM; Design for Performance; Power Performance Tradeoff. Analysis and Design of Digital Integrated Circuits. Circuit analysis of piecewise linear single energy storage element networks. Rules for determining states of diodes and transistors. Bipolar junction and field effect transistors as switches. Basic digital logic gates, Integrated circuit logic and building blocks (TTL, MOS, CMOS, ECL., Integrated Injection Logic). Sweep circuits (constant current, Miller, bootstrap), ECL., Integrated Injection Logic). Sweep circuits (constant current, Miller, bootstrap), ECL., Integrated Injection Logic). Sweep circuits (constant current, Miller, bootstrap), Monostable, Astable, and Bistable (Schmitt Trigger) switching circuits, Applications (pulse width modulator, triangle wave generator, FM function generator design). Text/References: 1. Ivan Sutherlad, Robert F Sroull, David Harris, Logical Effort: Designing Fast CMOS Circuits 2. N., Weste and K. Eshranghian, Principles of CMOS VLSI Design. Addison Wesley, 1985 3. L. Glaser and D. Dobberpuhl, The Design and Analysis of VLSI Circuits, Addison Wesley, 1985 4. C. Mead and L. Conway, Introduction to VLSI Systems, Addison Wesley, 1979. 5. J. Rabaey, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rabaey, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rabaey, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rudey State Republication Specific		Law a the long and analysis of distinctions
Memory; Decoders; Pass Transitor, Dynamic and Static Logic, Domino Logic, Scaling Adders; Multipiers. Latches; Timing; Clock, SRAM; Design for Performance; Power Performance Tradeoff. Analysis and Design of Digital Integrated Circuits. Circuit analysis of piecewise linear single energy storage element networks. Rules for determining, states of diodes and transistors. Bipolar junction and field effect transistors as switches. Basic digital logic gates, Integrated circuit logic and building blocks (TTL, MOS, CMOS, ECL, Integrated Injection Logic). Sweep circuits (constant current, Miller, bootstrap), Monostable, Astable, and Bistable (Schmitt Engger) switching circuits. Applications (pulse width modulator, triangle wave generator, FM function generator design). Text/References: 1. Ivan Sutherlad, Robert F Sroull, David Harris, Logical Effort: Designing Fast CMOS. Circuits 2. N. Weste and K. Eshranghian, Principles of CMOS VLSI Design. Addison Wesley, 1985 3. L. Glaser and D. Dobberpubl. The Design and Analysis of VLSI Circuits. Addison Wesley, 1985 4. C. Mead and L. Conway, Introduction to VLSI Systems, Addison Wesley, 1979. 4. C. Mead and L. Conway, Introduction to VLSI Systems, Addison Wesley, 1979. 5. J. Rabaey, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997. 5. J. Rabaey, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997. EC 538. 2: Understand memory architectures of SRAM, DRAM and non-volatile memories. EC538.2: Understand memory design trade-offs. Course Outcome Static Randorn Access Memories (SRAMs), SRAM Cell Structures, MOS SRAM Architecture, MOS SRAM Cell and Peripheral Circuit, Bipolar SRAM, SOI, Advanced Architecture, MOS SRAM Cell and Peripheral Circuit, Bipolar SRAM, SOI, Advanced DRAM, Error Failures in DRAM, Advanced DRAM Design and Architecture, Application Specific SRAMs, SRAM, SRAM, Flash Floating Gate EPROM Cell, OTP EPROM, EEPROMS, Nonvolatile SRAM, Flash Floating Gate EPROM Cell, OTP EPROM, EEPROMS, Nonvolatile SRAM, Flas		Introduction: Metrics; Switch Logic; Process: Gates; MOS Transistor, Inverter Vic., Mos Introduction: Metrics; Switch Logic; Process: Gates; MOS Logic: Logical Effort; Capacitor; Inverter Delay: Power Buffer Sizing, Wires; CMOS Logic: Logical Effort; Capacitor; Inverter Delay: Power Buffer Sizing, Wires; CMOS Logic: Logical Effort; Capacitor; Inverter Delay: Power Buffer Sizing, Wires; CMOS Logic: Logical Effort; Capacitor; Inverter Delay: Power Buffer Sizing, Wires; CMOS Logic: Logical Effort; Capacitor; Inverter Delay: Power Buffer Sizing, Wires; CMOS Logic: Logical Effort; Capacitor; Inverter Delay: Power Buffer Sizing, Wires; CMOS Logic: Logical Effort; Capacitor; Inverter Delay: Power Buffer Sizing, Wires; CMOS Logic: Logical Effort; Capacitor; Inverter Delay: Power Buffer Sizing, Wires; CMOS Logic: Logical Effort; Capacitor; Inverter Delay: Power Buffer Sizing, Wires; CMOS Logic: Logical Effort; Capacitor; Inverter Delay: Power Buffer Sizing, Wires; CMOS Logic: Logical Effort; Capacitor; Inverter Delay: Power Buffer Sizing, Wires; CMOS Logic: Logical Effort; Capacitor; Inverter Delay: Power Buffer Sizing; Wires; CMOS Logic: Logical Effort; Capacitor; Inverter Delay: Power Buffer Sizing; Wires; CMOS Logic: Logical Effort; Capacitor; CMOS Logic: Logical Effort; CMOS Logic: Logic: Logical Effort; CMOS Logic: Logical Effor
Analysis and Design of Digital Integrated Circuits. Circuit analysis of piecewise linear single energy storage element networks. Rules for determining states of diodes and transistors. Bipolar junction and field effect transistors as switches. Basic digital logic gates. Integrated circuit logic and building blocks (TTL, MOS, CMOS, ECL. Integrated Injection Logic). Sweep circuits (constant current. Miller, bootstrap), Monostable, Astable, and Bistable (Schmitt Frigger) switching circuits. Applications (pulse width modulator, triangle wave generator, FM function generator design). Text/References: 1. Ivan Sutherlind, Robert F Sroull, David Harris, Logical Effort: Designing Fast CMOS Circuits. 2. N. Weste and K. Eshranghian, Principles of CMOS VLSI Design, Addison Wesley, 1985. 3. L. Glaser and D. Dobberpuhl, The Design and Analysis of VLSI Circuits, Addison Wesley, 1985. 4. C. Mead and L. Conway, Introduction to VLSI Systems, Addison Wesley, 1979. 4. C. Mead and L. Conway, Introduction to VLSI Systems, Addison Wesley, 1979. 5. J. Rabaey, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997. EC 538. Memory Technologies EC538.1: Understand memory architectures of SRAM, DRAM and non-volatile memories, EC538.2: Understand memory design trade-offs. Course Ontonne EC538.4: Analyse the various advance memory technologies. EC538.3: Examine memory fault models. Static Random Access Memories (SRAMs), SRAM, Cell Structures, MOS SRAM Architecture, MOS SRAM Cell and Peripheral Circuit, Bipolar SRAM, SOI, Advanced Architecture, MOS SRAM Cell and Peripheral Circuit, Bipolar SRAM, SOI, Advanced DRAM, Error Failures in DRAM, Advanced DRAM Design and Architecture, Application Specific SRAMs; DRAMs, MOS DRAM Cell, BICMOS SRAM Testing-Nonvolatile Memory Reliability Issues, RAM Failure Testing-Application Specific Memory Testing General Reliability Issues, RAM Failure August Modeling and Periphonal Prediction, Reliability Screening and Qualification, Radiation Effects, SEP, Radiation Prediction, Reli		Memory; Decoders: Pass Transitor, Dynamic and Static Logic; Domino Logic, Scaling Adders; Multipiers, Latches; Timing; Clock, SRAM; Design for Performance; Power Adders; Multipiers, Latches; Timing; Clock, SRAM; Design for Performance; Power Adders; Multipiers, Latches; Timing; Clock, SRAM; Design for Performance; Power Adders; Multipiers, Latches; Timing; Clock, SRAM; Design for Performance; Power Adders; Multipiers, Latches; Timing; Clock, SRAM; Design for Performance; Power Adders; Multipiers, Latches; Timing; Clock, SRAM; Design for Performance; Power Adders; Multipiers, Latches; Timing; Clock, SRAM; Design for Performance; Power Adders; Multipiers, Latches; Timing; Clock, SRAM; Design for Performance; Power Adders; Multipiers, Latches; Timing; Clock, SRAM; Design for Performance; Power Adders; Multipiers, Latches; Timing; Clock, SRAM; Design for Performance; Power Adders; Multipiers, Latches; Timing; Clock, SRAM; Design for Performance; Power Adders; Multipiers, Latches; Timing; Clock, SRAM; Design for Performance; Power Adders; Multipiers, Latches; Timing; Clock, SRAM; Design for Performance; Power Adders; Multipiers, Latches; Timing; Clock, SRAM; Design for Performance; Power Adders; Multipiers, Latches; Multipiers, Multi
Basic digital logic gates. Integrated circuit logic and building blocks (TTL, MOS, CAPOS, ECL. Integrated Injection Logic). Sweep circuits (constant current. Miller, bootstrap), Monostable. Astable, and Bistable (Schmitt Trigger) switching circuits. Applications (pulse width modulator, triangle wave generator, FM function generator design). Text/References: 1. Ivan Sutherlind, Robert F Sroull, David Harris, Logical Effort: Designing Fast CMOS Circuits 2. N. Weste and K. Eshranghian, Principles of CMOS VLSI Design. Addison Wesley. 1985. 3. L. Glaser and D. Dobberpuhl, The Design and Analysis of VLSI Circuits. Addison Wesley. 1985. 4. C. Mead and L. Conway, Introduction to VLSI Systems, Addison Wesley. 1979. 5. J. Rabaey, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997. 5. J. Rabaey, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997. EC 538. I: Understand memory architectures of SRAM, DRAM and non-volatile memories. EC538.2: Understand memory design trade-offs. EC538.2: Understand memory fault models. EC538.4: Analyse the various advance memory technologies. Course C538.4: Analyse the various advance memory technologies. Static Random Access Memories (SRAMs), SRAM Cell Structures, MQS SRAM Architectures, Application Specific SRAMs, DRAMs, MOS DRAM Cell, BiCMOS SRAM Architectures, Application Specific SRAMs, DRAMs, MOS DRAM Cell, BiCMOS SRAM Architectures, Application Specific SRAMs, PROMs, Bipolar & CMOS PROM, EPROMs, Specific DRAM, High Density ROMs, PROMs, Bipolar & CMOS PROM, EPROMs, Specific DRAM, High Density ROMs, PROMs, Bipolar & CMOS PROM, EPROMs, Specific DRAM Testing-Nonvolatile Memory Medeling and Testing-DDQ Fault Modeling and DRAM Testing-Nonvolatile Memory Testing, General Reliability Issues, RAM Failure Testing-Application Specific Memory Testing General Reliability Issues, RAM Failure Testing-Application Specific Memory Testing General Reliability Issues, RAM Failure Rate Modes and Mechanism, Nonvolatile Memory, Reliability Modeli		Analysis and Design of Digital Integrated Circuits. Circuit analysis of piecewise linear single. Analysis and Design of Digital Integrated Circuits. Circuit analysis of piecewise linear single.
Circuits 2. N. Weste and K. Eshranghian, Principles of CMOS VLSI Design. Addison Wesley, 1743 3. L. Glaser and D. Dobberpuhl, The Design and Analysis of VLSI Circuits, Addison Wesley, 1985 4. C. Mead and L. Conway, Introduction to VLSI Systems, Addison Wesley, 1979. 4. C. Mead and L. Conway, Introduction to VLSI Systems, Addison Wesley, 1979. 5. J. Rabacy, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rabacy, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rabacy, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rabacy, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rabacy, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rabacy, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rabacy, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rabacy, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rabacy, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rabacy, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rabacy, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rabacy, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rabacy, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rabacy, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rabacy, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rabacy, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997 5. J. Rabacy, Digital Integrated Circuits A Design Perspective, Prentice Hall India, 1997 5. J. Rabacy, Digital Integrated Circuits A Design Perspective, Prentice Hall India, 1997 5. J. Rabacy, Digital Integrated Circuits		Basic digital logic gates, Integrated circuit logic and building blocks (TTL, MOS, CMOS, Basic digital logic gates, Integrated circuit (constant current, Miller, bootstrap), Integrated Injection Logic) Sweep circuits (constant current, Miller, bootstrap), and the circuits of the constant current beginning circuits.
EC 538 Memory Technologies EC538.1: Understand memory architectures of SRAM, DRAM and non-volatile memories. EC538.2: Understand memory design trade-offs. EC538.3: Examine memory fault models. EC538.4: Analyse the various advance memory technologies. EC538.4: Analyse the various advance memory technologies. EC538.4: Analyse the various advance memory technologies. Static Random Access Memories (SRAMs), SRAM Cell Structures, MOS SRAM Static Random Access Memories (SRAMs), SRAM Cell Structures, MOS SRAM Static Random Access Memories (SRAMs), DRAMs, MOS DRAM, SOI, Advanced Architecture, MOS SRAM Cell and Peripheral Circuit, Bipolar SRAM, SOI, Advanced DRAM, Error Failures in DRAM, Advanced DRAM Design and Architecture, Application DRAM, Error Failures in DRAM, Advanced DRAM Design and Architecture, Application DRAM, Error Failures in DRAM, Advanced DRAM Design and Architecture, Application Access (Telephone), Cell, OTP EPROM, EEPROMs, Nonvolatile SRAM, Flash Floating Gate EPROM Cell, OTP EPROM, EEPROMs, Nonvolatile SRAM, Flash Memories, RAM Failure Testing-Application Specific Memory Medeling and Testing-IDDQ Fault Modeling and DRAM Testing-Nonvolatile Memory Testing General Reliability Issues, RAM Failure Testing-Application Specific Memory Testing General Reliability Issues, RAM Failure Modes and Mechanism, Nonvolatile Memory, Reliability Modeling and Failure Rate Modes and Mechanism, Nonvolatile Memory, Reliability Modeling Hardened Memory Hardening Techniques Process and Design Issues, Radiation Hardened Memory Characteristics, Radiation Hardeness Assurance and Testing, Perroelectric Random Acces (ERAMs), Gallium Arsenide (GaAs) FRAMs, Analog Memories, Magnetic Control of the C		Circuits 2. N. Weste and K. Eshranghian, Principles of CMOS VLSI Design, Addison Westey, 1765 3. L. Glaser and D. Dobberpuhl, The Design and Analysis of VLSI Circuits, Addison Westey, 1979.
Course Outcome EC538.3: Examine memory fault models. EC538.4: Analyse the various advance memory technologies. EC538.4: Analyse the various advance memory technologies. EC538.4: Analyse the various advance memory technologies. Static Random Access Memories (SRAMs), SRAM Cell Structures, MOS SRAM Architecture, MOS SRAM Cell and Peripheral Circuit, Bipolar SRAM, SOI, Advanced Architecture, MOS SRAM Cell, BICMOS SRAM Architectures, Application Specific SRAMs; DRAMs, MOS DRAM Cell, BICMOS SRAM Architectures in DRAM, Advanced DRAM Design and Architecture, Application DRAM, Error Failures in DRAM, Advanced DRAM Design and Architecture, Application Specific DRAM, High Density ROMs, PROMs, Bipolar & CMOS PROM, EEPROMs, Specific DRAM, Flash Floating Gate EPROM Cell, OTP EPROM, EEPROMs, Nonvolatile SRAM, Flash Memories, RAM Fault Modeling, Electrical Lesting, Pseudo Random Testing-Megabit Memories, RAM Fault Modeling, Electrical Lesting, Pseudo Random Testing-Megabit Testing-Application Specific Memory Testing General Reliability Issues, RAM Failure Rate Modes and Mechanism, Nonvolatile Memory, Reliability Modeling and Failure Rate Modes and Mechanism, Nonvolatile Memory, Reliability Modeling and Failure Rate Prediction, Reliability Screening and Oualification Radiation Effects, SEP, Radiation Hardening Techniques, Process and Design Issues, Radiation Hardened Memory CEPAMs), Gallium Arsenide (GaAs) FRAMs, Analog Memories, Magnetic CEPAMs, CEPA		5 J. Rabaey, Digital Integration 13 10 10 10 10 10 10 10 10 10 10 10 10 10
Course Outcome EC538.3: Examine memory fault models. EC538.4: Analyse the various advance memory technologies. EC538.4: Analyse the various advance memory technologies. Static Random Access Memories (SRAMs), SRAM Cell Structures, MOS SRAM Architecture, MOS SRAM Cell and Peripheral Circuit, Bipolar SRAM, SOI, Advanced Architecture, MOS SRAM Cell and Peripheral Circuit, Bipolar SRAM, SOI, Advanced SRAM Architectures, Application Specific SRAMs; DRAMs, MOS DRAM Cell, BICMOS SRAM Architectures in DRAM, Advanced DRAM Design and Architecture, Application DRAM, Error Failures in DRAM, Advanced DRAM Design and Architecture, Application Specific DRAM, High Density ROMs, PROMs, Bipolar & CMOS PROM, EEPROMs, Specific DRAM, High Density ROMs, PROMs, Bipolar & CMOS PROM, EEPROMS, Memories, RAM Fault Modeling, Electrical Lesting, Pseudo Random Testing-Megabit Memories, RAM Fault Modeling, Electrical Lesting, Pseudo Random Testing-Megabit Testing-Application Specific Memory Testing General Reliability Issues, RAM Failure Testing-Application Specific Memory Testing General Reliability Issues, RAM Failure Testing-Application Specific Memory Testing General Reliability Modeling and Failure Rate Modes and Mechanism, Nonvolatile Memory, Reliability Modeling and Failure Rate Modes and Mechanism, Nonvolatile Memory, Reliability Modeling and Failure Rate Hardening Techniques, Process and Design Issues, Radiation Hardened Memory Hardening Techniques, Process and Design Issues, Radiation Hardened Memory CEPAMs) Gallium Arsenide (GaAs) FRAMs, Analog Memories, Magnetic	EC 5	Memory Technologies architectures of SRAM, DRAM and non-volatile memories
Course Outcome EC538.3: Examine memory fault models. EC538.4: Analyse the various advance memory technologies. EC538.4: Analyse the various advance memory technologies. Static Random Access Memories (SRAMs), SRAM Cell Structures, MOS SRAM Architecture, MOS SRAM Cell and Peripheral Circuit, Bipolar SRAM, SOI, Advanced Architecture, MOS SRAM Cell and Peripheral Circuit, Bipolar SRAM, SOI, Advanced DRAM, Error Failures in DRAM, Advanced DRAM Design and Architecture, Application DRAM, Error Failures in DRAM, Advanced DRAM Design and Architecture, Application Specific DRAM, High Density ROMs, PROMs, Bipolar & CMOS PROM, EEPROMs, Specific DRAM, High Density ROMs, PROMs, Bipolar & CMOS PROM, EEPROMS, Nonvolatile SRAM, Flash Floating Gate EPROM Cell, OTP EPROM, EEPROMs, Nonvolatile SRAM, Flash Memories, RAM Fault Modeling, Electrical Lesting, Pseudo Random Testing-Megabit Memories, RAM Fault Modeling, Electrical Lesting, Pseudo Random Testing-Megabit Testing-Application Specific Memory Testing General Reliability Issues, RAM Failure Rate Modes and Mechanism, Nonvolatile Memory, Reliability Modeling and Failure Rate Modes and Mechanism, Nonvolatile Memory, Reliability Modeling and Failure Rate Modes and Mechanism, Nonvolatile Memory, Reliability Modeling and Failure Rate Modes and Mechanism, Nonvolatile Memory, Reliability Modeling and Failure Rate Modes and Mechanism, Nonvolatile Memory, Reliability Modeling and Failure Rate Modes and Mechanism, Nonvolatile Memory, Reliability Modeling, Ferroelectric Random Acces Characteristics, Radiation Hardness Assurance and Testing, Ferroelectric Random Acces Characteristics, Radiation Hardness Assurance and Testing, Ferroelectric Random Acces Characteristics, Radiation Hardness Assurance and Testing, Ferroelectric Random Acces Characteristics, Radiation Hardness Assurance and Testing, Ferroelectric Random Acces Characteristics, Radiation Hardness Assurance and Testing, Ferroelectric Random Acces Characteristics.		EC538.1: Understand memory design trade-offs.
Static Random Access Memories (SRAMs), SRAM Cell Structures, MOS SRAM, Sol, Advanced Architecture, MOS SRAM Cell and Peripheral Circuit, Bipolar SRAM, Sol, Advanced Architecture, MOS SRAM Cell and Peripheral Circuit, Bipolar SRAM, Sol, Advanced SRAM Architectures, Application Specific SRAMs; DRAMs, MOS DRAM Cell, BICMOS SRAM Architectures in DRAM, Advanced DRAM Design and Architecture, Application DRAM, Error Failures in DRAM, Advanced DRAM Design and Architecture, Application Specific DRAM, High Density ROMs, PROMs, Bipolar & CMOS PROM, EEPROMs, Specific DRAM, High Density ROMs, PROMs, Bipolar & CMOS PROM, EEPROMs, Nonvolatile SRAM, Flash Floating Gate EPROM Cell, OTP EPROM, EEPROMs, Nonvolatile SRAM, Flash Memories, RAM Fault Modeling, Electrical Testing, Pseudo Random Testing-Megabit DRAM Testing-Nonvolatile Memory Testing General Reliability Issues, RAM Failure Testing-Application Specific Memory Testing General Reliability Issues, RAM Failure Rate Modes and Mechanism, Nonvolatile Memory, Reliability Modeling and Failure Rate Modes and Mechanism, Nonvolatile Memory, Reliability Modeling and Failure Rate Process and Design Issues, Radiation Hardened Memory Testing Techniques, Process and Design Issues, Radiation Hardened Memory Testing Techniques, Process and Design Issues, Radiation Hardened Memory CERAMs), Gallium Arsenide (GaAs) FRAMs, Analog Memories, Magnetic CERAMS, CERAMS, CERAMS, CERAMS, Analog Memories, Magnetic CERAMS, CERA		EC538.2: Understand metals
Prediction, Reliability Schools and Design Issues, Radiation Flandered Hardening Techniques, Process and Design Issues, Radiation Flanderes Assurance and Testing, Ferroelectric Random Access Characteristics, Radiation Hardness Assurance and Testing, Ferroelectric Random Access Characteristics, Radiation Hardness Assurance and Testing, Ferroelectric Random Access Characteristics, Radiation Hardness Assurance and Testing, Ferroelectric Random Access Characteristics, Radiation Hardness Assurance and Testing, Ferroelectric Random Access Characteristics, Radiation Hardness Assurance and Testing, Ferroelectric Random Access Characteristics, Radiation Hardness Assurance and Testing, Ferroelectric Random Access Characteristics, Radiation Hardness Assurance and Testing, Ferroelectric Random Access Characteristics, Radiation Hardness Assurance and Testing, Ferroelectric Random Access Characteristics, Radiation Hardness Assurance and Testing, Ferroelectric Random Access Characteristics, Radiation Hardness Assurance and Testing, Ferroelectric Random Access Characteristics, Radiation Hardness Assurance and Testing, Ferroelectric Random Access Characteristics, Radiation Hardness Assurance and Testing, Ferroelectric Random Access Characteristics, Radiation Hardness Assurance and Testing, Radiation Hardness Assurance and Testing Radiation (Fig. Ams.) Gallium Arsenide (GaAs) FRAMs, Analog Memories, Magnetic Radiation (Fig. Ams.)		Static Random Access Memories (SRAMs), SRAM Cell Structures, MOS SIGNAL Static Random Access Memories (SRAMs), SRAM Cell Structures, MOS SRAM Cell and Peripheral Circuit, Bipolar SRAM, SOI, Advanced Architecture, MOS SRAM Cell and Peripheral Circuit, Bipolar SRAM, SOI, Advanced SRAM Architectures, Application Specific SRAMs, DRAMs, MOS DRAM Cell, BICMOS SRAM Architectures, Application DRAM, Error Failures in DRAM, Advanced DRAM Design and Architecture, Application DRAM, Error Failures in DRAM, PROMs, PROMs, Bipolar & CMOS PROM, EEPROMs, Specific DRAM, High Density ROMs, PROMs, Bipolar & CMOS PROM, EEPROMS, Floating Gate EPROM Cell, OTP EPROM, EEPROMS, Nonvolatile SRAM, Flash Memories, RAM Fault Modeling, Electrical Testing, Pseudo Random Testing-Megabit Memories, RAM Fault Modeling and Testing-Nonvolatile Memory Modeling and Testing-Application Specific Memory Testing, General Reliability Issues, RAM Failure Testing-Application Specific Memory Testing, General Reliability Issues, RAM Failure Rate
(14)	M	Prediction, Reliability Schools and Design Issues, Radiation Flandering Techniques Process and Design Issues, Radiation Flandering Percelectric Random Access Characteristics, Radiation Hardness Assurance and Testing Fernelectric Random Access Characteristics, Radiation Hardness Assurance and Testing Fernelectric Random Access Characteristics, Radiation Flandering GaAs) FRAMs, Analog Memories, Magnetic
	X	(14)
	1,	



Department of Electronics & Communication Engineering राष्ट्रीय प्रौद्योगिकी संस्थान,मणिपुर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR
Langol, Imphal - 795 004, Ph. (0385)2445812, e-mail: hodece@nitmanipur.ac.in
(An Autonomous Institute under MHRD, Govt. of India)

	Resistive Random Access Memories (MRAMs), Experimental Memory Devices. Memory Hybrids (2D & 3D), Memory Stacks, Memory Testing and Reliability Issues, Memory Cards, High Density Memory Packaging, Future Directions, Introduction to digital tablet PC, LCD, DVD player etc.
	Texts: 1. Ashok K.Sharma, "Semiconductor Memories Technology, Testing and Reliability "Prentice-Hall of India Private Limited, New Delhi, 1997. 2. Memories", Springer Publication 3. Wen C. Lin, "Handbook of Digital System Design", CRC Press.
EC 539	MEMS and Microsystem Technology 3 0 0 6
00337	EC539.1: Ability to understand the operation of MEMS, micro systems and their applications. EC539.2: Ability to design the micro devices, micro systems using the MEMS fabrication process.
Course Outcome	EC539.3: Gain a knowledge of basic approaches for various sensor design. EC539.4: Gain a knowledge of basic approaches for various actuator design.
O STATE OF THE STA	Historical Background: Silicon Pressure sensors, Micromachining, MicroElectro Mechanical Systems Microfabrication and Micromachining: Integrated Circuit Processes, Bulk Micromachining: Isotropic Etching and Anisotropic Etching, Wafer Bonding, High Aspect-Ratio Processes (LIGA)
	Physical Microsensors: Classification of physical sensors, Integrated, Intelligent, or Smart sensors, Sensor Principles and Examples: Thermal sensors, Electrical Sensors, Mechanical Sensors, Chemical and Biosensors
	Microactuators: Electromagnetic and Thermal microactuation, Mechanical design of microactuators, Microactuator examples, microvalves, micropumps, micromotors-Microactuator systems: Success Stories, Ink-Jet printer heads, Micro-mirror TV Projector
	Surface Micromachining: One or two sacrificial layer processes, Surface micromachining requirements, micromachining, Other compatible materials, Silicon Dioxide, Silicon Nitride, Piezoelectric materials, Surface Micromachined Systems: Success Stories, Micromotors, Gear trains, Mechanisms Application Areas: All-mechanical miniature devices, 3-D electromagnetic actuators and sensors, RF/Electronics devices, Optical/Photonic devices, Medical devices e.g. DNA-chip, micro-arrays RF/Electronics device/system, Optical/Photonic device/system, Medical device e.g. DNA-chip, micro-arrays
	 Text/References: Stephen D. Senturia, "Microsystem Design" by, Kluwer Academic Publishers, 2001. Marc Madou, "Fundamentals of Microfabrication" by, CRC Press, 1997. Gregory Kovacs, "Micromachined Transducers Sourcebook" WCB McGraw-Hill, Boston, 1998. MH. Bao, "Micromechanical Transducers: Pressure sensors, accelerometers, and gyroscopes" by Elsevier, New York, 2000.
EC 540	Filter Design 3 0 0 6
Course Outcome	540.1: Learn and understand the basic parameters of signal and its processing methods. 540.2: Understand the concepts of different technique of signal processing based on various types of noise. 540.3: Understand the concept of various models to analyze the power spectrum. 540.4: Understand the concept of various Impulse noise modeling
00	Signals, Noise and Information, Signal Processing Methods, Transform-Based Signal Processing, Source-Filter Model-Based Signal Processing, Bayesian Statistical Model-Based Signal Processing. Different classes of noises and distortion, Linear prediction models, forward and backward models, Eigenvalue and PCA, power spectrum analysis. Impulse noise modelling, detection and removal, Impulse noise using linear prediction models.



राष्ट्रीय प्रौद्योगिकी संस्थान,मणिपुर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR Langol, Imphal – 795 004, Ph (0385)2445812, e-mail hodece@nitmanipur.ac.in (An Autonomous Institute under MHRD, Govt. of India)

	1. S.V. Vaseghi, Advance signal processing and noise reduction, Wiley, 2008.
C 541 1	diomenical Stenai and Systems
	541.1 Understand the origin of hiomedical signals and its dynamics
	541.2 Learn the concept of pre-processing and filtering for removal of artifacts 541.3 Understand the methods for event detection and waveform analysis
ourse :	541.3 Understand the methods for even beaction and waveford analysis
)utcome	541.4 Develop models for biomedical systems Introduction to Biomedical Signals, Nature of Biomedical Signals, Examples of Biomedical
	Analysis, Difficulties in Biomedical Signal Analysis, Concurrent, Coupled, and Correlated Processes- Illustration of the Problem with Case-Studies. Filtering for Removal of Artifacts- Illustration of the Problem with Case-Studies. Time-Domain Filters, Frequency-Domain Filters, Optimal Filtering, The Wiener Filter, Adaptive Filters for Removal of Interference, Selecting an Appropriate Filter Application. Removal of Artifacts in the ECGI Event Detection, Detection of Events and Waves. Correlation Analysis of EEG channels, Cross-spectral Techniques. The Matched Filter, Detection of the P. Wave, Homomorphic Filtering, Application- ECG Rhythm Analysis, Identification of Heart Sounds, Wave shape and waveform Complexity, Analysis of Event-related Potentials, Morphological Analysis of ECG. Waves, Envelope Extraction and Analysis of Activity, Application-Normal and Ectopic ECG. Beats, Analysis of Exercise ECG. Frequency-domain Characterization The Fourier Spectrum, Estimation of the Power Spectral Density Function, Measures Derived form PSDs. Modeling. Biomedical Systems. Point Processes Parametric System Modeling Autoregressive of All pole Modeling, Pole-Zero Modeling, Electromechanical Models of Signal Generation, Application- Heart-rate Variability, Spectral Modeling and Analysis of PCG. Analysis of Non stationary Signals, Time-Variant Systems, Fixed Segmentation, Adaptive Segmentation of EEG Signals, Adaptive Segmentation of PCG Signals, Pattern Classification, Unsupervised Pattern Classification, Probabilistic Models and Statistical Decision, Logistic regression Analysis The Training and Test Steps, Neural Networks, Measures of Diagnostic Accuracy and Cost,
	Texts: 1. R. M. Rangayyan "Biomedical Signal Analysis- A case study approach", Wiley Publications, 2006. 2. Eugene N Bruce "Biomedical signal processing and signal modeling", Wiley publications, 2007.
EC 542	CPLD and FPGA Architecture 3 6 0 6
DC 2442	542.1: Learn and understand the knowledge of PLDs. FPGA Design and architecture.
	542.2: Understand the different types of arrays
	542 To Design and analyze the FSM techniques and different case studies.
Course	542.4 Design and implementation of various digital circuits using FPGA and its
Outcome	Introduction, Simple Programmable Logic Devices - Read Only Memories, Programmable
	I are the Diagrammable Array Lineic, Programmable Logic Devices/Generic Array
	Linear Complex Programmable Logic Devices -Architecture of Xilinx Cool Kunne
	VCP3064VI CPI D CPI D Implementation of a Parallel Adder with Accumulation
	Operation of EPGA Programming Technologies, Programmable Logic Bloc
	A solution res Programmable Interconnects Programmable I/O blocks in PPGAs, Dedicate
	Specialized Components of FPGAs, Applications of FPGAs, Introduction, Programmin Technology, Device Architecture, The Xilinx XC2000, XC3000 and XC4000 Architecture.
	The Bonney Technology Device Architecture, the Actel ACTI, ACT 200
	A Carly A related tyres. General Design Issues. Counter Examples, A Fast Video Controller,
-	Basistan Teacher for a Robot Manipulator, A Fast DMA Controller, Designing Counters with
	ACT devices, Designing Adders and Accumulators with the ACT Architecture.
	Care V

(16)



PRIPARTER TRANSPORTED TO THE TRANSPORT OF THE TRANSPORT OF

Department of Electronics & Communication Engineering

राष्ट्रीय प्रौद्योगिकी संस्थान,मणिपुर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR

Langol, Imphal - 795 004, Ph. (0385)2445812, e-mail: hodece@nitmanipur.ac.in (An Autonomous Institute under MHRD, Govt. of India)

Text/References:

- 2. Field Programmable Gate Array Technology Stephen M. Trimberger, Springer International Edition.
- 3. Digital Systems Design - Charles H. Roth Jr, Lizy Kurian John, Cengage Learning.
- Field Programmable Gate Arrays John V. Oldfield, Richard C. Dorf, Wiley India.
- Digital Design Using Field Programmable Gate Arrays Pak K. Chan/Samiha Mourad, Pearson Low Price Edition.
- Digital Systems Design with FPGAs and CPLDs Ian Grout, Elsevier, Newnes.
- FPGA based System Design Wayne Wolf, Prentice Hall Modern Semiconductor Design Series.

EC 551	Advance Digital Signal Processing 3 0 0 6					
	551 1: Summarize various estimation methods in signal and image processing					
	551.2: Apply adaptive signal processing algorithms in various signal processing					
	applications					
Course	551.3: Integrate FIR structures in multi-rate signal processing					
Outcome	551.4: Monitor various signals and systems in frequency domain using transforms					
	Parametric methods for power spectrum estimation: Relationship between the authorized and the model parameters — The Yule — Walker method for the AR Model parameters — The Burg Method for the AR Model parameters — unconstrained least-squaremethod for the AR Model parameters — sequential estimation methods for the AR Model parameters — selection of AR Model order					
	Adaptive signal processing :FIR adaptive filters – steepest descent adaptive filter LMS algorithm – convergence of LMS algorithms – Application: noise cancellation channel equalization – adaptive recursive filters – recursive least squares.					
	Multirate signal processing: Decimation by a factor D - Interpolation by a factor I - Fil					
	Design and implementation for sampling rate conversion: Direct form FIR filter structure.					
	Polyphase filter structure.					
	Linear prediction and optimum linear filters: Innovations Representation of a Stational Random Process, Forward and Backward Linear Prediction, Solution of the Normal Equations, Levinson-Durbin Algorithm, Schiir Algorithm, Properties of the Linear Prediction-Error Filters, Wiener Filters for Filtering and Prediction					
	Wavelet transforms: Fourier Transform: Its power and Limitations - Short Time Fourier Transform - The Gabor Transform - Discrete Time Fourier Transform and filter banks Continuous Wavelet Transform - Wavelet Transform Ideal Case - Perfect Reconstructive Filter Banks and wavelets - Recursive multi-resolution decomposition - Haar Wavelet Daubechies Wavelet.					
	Text/References:					
	1. John G.Proakis, Dimitris G.Manobakis, Digital Signal Processing, Principles					
	Algorithms and Applications, Third edition, (2000) PHI					
	 Monson H. Hayes - Statistical Digital Signal Processing and Modeling, Wiley, 200 					
	 L.R.Rabiner and R W.Schaber, Digital Processing of Speech Signals, Pears Education (1979). 					
	4. Roberto Crist, Modern Digital Signal Processing, Thomson Brooks/Cole (2004)					
	5. Raghuveer, M. Rao, Ajit S. Bopardikar, Wavelet Transforms, Introduction to Theo					
0	and applications, Pearson Education, Asia, 2000					
de pala						
M 232	Information Theory and Coding 3 0 0 6 552.1: Summarize various theorems related to information channels					

Outcome 552.4: Monitor performance of encoding techniques in the application of data transmission

552.2: Illustrate various encoding techniques related to information channels

552.3: Analyze informations using various encoding techniques



-राष्ट्रीय प्रौद्योगिकी संस्थान,मणिपुर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR

Langol, Imphal - 795 004, Ph. (0385)2445812, e-mail: hodece@nitmanipur.ac.in (An Autonomous Institute under MHRD, Govt. of India)

Definitions, Uniquely Decodable Codes, Instantaneous Codes, Krafts Inequality, McMillan's Inequality, Optimal Codes, Binary Huffman Codes, r-ary Huffman codes, Information and Entropy, Properties of Entropy Function, Entropy and Average Word-Length, Shannon-Fano Coding, Shannon's First Theorem, Information Channels, Binary Symmetric Channel, System Entropies, System Entropies for Binary Symmetric Channel, Extension of Shannon's First Theorem to Information Channels, Mutual Information, Mutual Information for the Binary Symmetric Channel, Hamming Distance, Shannon's Second (Fundamental) Theorem, Converse of Shannon's 'Useorems,

Review: Algebra, Krawtchouk Polynomials, Combinatorial Theory, Probability Theory. Linear Codes: Block Codes, Linear Codes, Hamming Codes, Majority Logic Coding, Weight Enumerators, The Lee Metric, Hadamard Codes, Golay Codes (Binary and Ternary), Reed Muller Codes, And Kerdock Codes Bounds on Codes: Gilbert Bound, Upper Bound, Linear Programming Bounds, Hamming's Sphere Packing Bound, Gilbert Varshamov Bound, Hadamard Matrices and Codes.

Cyclic Codes: Generator Matrix, Check polynomial, Zeros of Cyclic Codes, BCH Codes, Reed-Solomon Codes, Quadratic Residue Codes, Generalized Reed-Muller Codes. Perfect Codes and Uniformly Packed Codes: Lloyd's Theorem, Characteristic Polynomial of a Code, Uniformly Packed Codes, Nonexistence Theorems.

Quaternary Codes, Binary Codes Derived from codes over Z4, Galois Rings over Z4, Cyclic Codes over Z4. Goppa Codes, Algebraic Curves, Divisors, Differentials on a Curve, Riemann - Roch Theorem, Codes from Algebraic Curves. Arithmetic Codes: AN Codes, Mandelbaum - Barrows Codes, Convolutional Codes.

Text/References:

- 1. G. A. Jones and J. M. Jones, "Information and Coding Theory", Springer, 2000.
- 2. J. H. van Lint, "Introduction to Coding Theory", Springer, 1999.
- 3. Cover Thomas, "Elements of Information Theory", and Wiley 2006.
- 4. R. W. Hamming, "Coding and Information Theory", Prentice Hall, 1986.
- 5. T. M. Cover and J. A. Thomas, "Elements of Information Theory", Wiley, 1991.
- 6. R. E. Blahut, "Principles and Practice of Information Theory," AWL, 1987
- Mobile Communication EC 553
 - 553.1 Familiarization with various cellular mobile systems technologies.
 - 553.2: Concepts of cell coverage and antenna associated cellular communication.
- Course Outcome
- 553.3: Application of frequency reuse and channel assignments

553.4 Learning various multiple assess techniques and uncoming techniques. Introduction to Cellular Monite Systems: A basic cellular system performance criteria, uniqueness of mobile radio environment, operation of cellular systems, planning a cellular system, overview of generations of cellular systems. Elements of Cellular Radio Systems Design and interference General description of the problem, concept of frequency reuse

channels, co-channel interference reduction factor, desired C/I from

a normal case in an omni directional antenna system, cell splitting, consideration of the components of cellular systems. Introduction to co-channel interference, co-channel measurement design of antenna system, antenna parameter and their effects.

Cell Coverage for Signal & antenna structures. General introduction, obtaining the mobile point to point mode, propagation over water or flat open area, foliage loss, propagation near in distance, long distance propagation, point to point prediction modelcharacteristics, cell site, antenna heights and signal coverage cells, mobile to mobile propagation.

Characteristics of basic antenna structures, antenna at cell site, mobile antennas, Frequency Management & Channel Assignment, Hand Off & Dropped Calls: Frequency management





PERFETTINISTILLING TO THE STATE OF THE STATE

Department of Electronics & Communication Engineering

राष्ट्रीय प्रौद्योगिकी संस्थान,मणिपुर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR

Langol, Imphal – 795 004, Ph. (0385)2445812, e-mail: hodece@nitmanipur.ac.in (An Autonomous Institute under MHRD, Govt of India)

fixed channel assignment, non-fixed channel assignment, traffic & channel assignment. Why hand off, types of handoff and their characteristics, dropped call rates & their evaluation. Modulation methods and coding for error detection and correction: Introduction to Digital modulation techniques, modulation methods in cellular wireless systems, OFDM. Block coding, convolution coding and Turbo coding. Multiple access techniques: FDMA, TDMA, CDMA; Time-division multiple access (TDMA), code division multiple access (CDMA), CDMA capacity, probability of bit error considerations, CDMA compared with TDMA Second generation, digital, wireless systems, GSM, IS 136 (D-AMPS), IS-95, mobile management, voice signal processing and coding Text/References: 1. Mobile Cellular Telecommunications; 2nd ed.; William, C Y Lee McGraw Hill 2. Mobile wireless communications; Mischa Schwartz, Cambridge University press, UK, 2005 Mobile Communication Hand Book; 2nd Ed.; IEEE Press Wireless communication principles and practice, 2nd Ed, Theodore S Rappaport, Pearson Education 3G wireless Demystified; Lawrence Harte, Mc. Graw Hill pub EC 554 Data Communication EC554.1: Understand and explain Data Communications System and its components. EC554.2:Be familiar with the architecture of a number of different networks. EC554.3: Understand the principles of protocol layering. Course EC554.4: Enumerate the layers of the OSI model and TCP/IP. Explain the function(s) of each Outcome Concept of CCN/DCN, characteristics of data - Users' sub-network, topological design etc. Accessing techniques, Data Modeling - M/M/1 analysis, Circuit switching, message Packet switching, and ATM cell switching, Protocols, ISO, OSI. Networking objectives, classification of networks - LAN, MAN, WAN, ISDN Techniques and theories of CSMA/CD Bus, Token Ring, Token passing bus-throughput arralysis, Modeling (Stalling Models, IEEE Model etc.). Introduction to wireless networks, GSM, TDMA & CDMA-design and analysis, PCS concepts, Network operation and maintenance, NetworkDelay analysis, Routing, Flow Control, Congestion Control. Text/Reference: 1. Behrouz A. Forouzan, "TCP/IP Protocol Suit", TMH, 2000 2. Wayne Tomasi, "Introduction to Data communications and Networking", Pearson Ed. 3. Tananbaum A. S., "Computer Networks", 3rd Ed., PHI, 1999 4. Black U, "Computer Networks-Protocols, Standards and Interfaces", PHI, 1996 5. Stallings W., "Data and Computer Communications", 6th Ed., PHI, 2002. 6. Stallings W., "SNMP, SNMPv2, SNMPv3, RMON I & 2", 3rd Ed., Addison Wesley, 1999 7. Laurra Chappell (Ed), "Introduction to Cisco Router Configuration", Techmedia EC 556 Satellite Communication 0 556.1 Understand the concept of orbital mechanics and launch methodologies 556 2 Understand how analog and digital technologies are used for satellite communication Course 556.3 Design link power budget for satellites Outcome ,556.4 Understand the design of Earth station and tracking of the satellites. Autoduction: Origin and brief history of satellite communications, an overview of satellite

system engineering, satellite frequency bands for communication. Orbital theory:Orbital

7



-राष्ट्रीय प्रौद्योगिकी संस्थान,मणिपुर

THE STATE OF THE S

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR

Langol, Imphal – 795 004, Ph. (0385)2445812, e-mail. <u>Hodece@nitmanipur.ac.in</u> (An Autonomous Institute under MHRD, Govt. of India)

	& elevation calculations.				
	Spacecraft systems: Attitude and orbit control system, telemetry, track (TT&C), communications subsystems, transponders, spacecraft and design: Basic transmission theory, noise figure and noise temperature, down link design, satellite uplink design	enna	18. S.	atellite	link
	Modulation, Multiplexing, Multiple access Techniques: Analog telepho theory, FM Detector theory, analog TV transmission, SN ratio Calcula linking, Digital transmission, base band and band pass transmission of QPSK, FDM, TDM, Access techniques: FDMA, TDMA, CDMA	пош	for !	satellit	e TV
	Encoding & FEC for Digital satellite links: Channel capacity, err linear block, binary cyclic codes, and convolution codes. Satellite. Syste station. Technology, satellite mobile communication, VSAT technology by satellite (DBS)	ems	Sat	ellite	Earth
	Text/Reference: 1. Timothy Pratt, Charles W. Bostian, "Satellite communication", J. Publication, 2003 2. J.J. Spilker, "Digital Communication by satellite, PHI Publication, 19 3. J. Martin, "Communication satellite systems", PHI publication, 2001		Wil	ey &	sons,
		3	0	10	6
C 557		-			
Course	557.1: Learning various Optical communication techniques. 557.2: Study of various types of Optical sources. 557.3: Study of various types of Photo detectors. 557.4: Learning techniques of optical amplification and optical couples. Overview of Optical Communications, Optical Fibers, Signal Degra standards, Review of Optical Sources, Review of Photo detectors, st. APDs, Temperature effect on avalanche gain, Optical receiver, International Communications of Photo detectors, st. APDs, Temperature effect on avalanche gain, Optical receiver, International Communications of Photo detectors, st. APDs, Temperature effect on avalanche gain, Optical receiver, International Communications of Photo detectors, st. APDs, Temperature effect on avalanche gain.	s. idatio	ures action	for In	GaAs
ourse	557.1: Learning various Optical communication techniques. 557.2: Study of various types of Optical sources. 557.3: Study of various types of Photo detectors. 557.4: Learning techniques of optical amplification and optical couples. Overview of Optical Communications, Optical Fibers, Signal Degra standards, Review of Optical Sources, Review of Photo detectors, st	s. idation truct trock tors	ures action	for In	GaAs
Course Outcome	557.1: Learning various Optical communication techniques. 557.2: Study of various types of Optical sources. 557.3: Study of various types of Photo detectors. 557.4: Learning techniques of optical amplification and optical coupler. Overview of Optical Communications, Optical Fibers, Signal Degra standards, Review of Optical Sources, Review of Photo detectors, st APDs, Temperature effect on avalanche gain, Optical receiver, Intamplifiers (EDFA), Overview of WDM, Passive optical couplers, Isolat Texts: 1. G.Keiser, Optical Fiber Communications, TMH, 4th Edition, 2008. 2. J. Gowar, Optical Communication Systems, PHI, 2nd Edition, 1993, Advance Radio Communication	s. idation truct trock tors	ures action	for In	GaAs
ourse Outcome	557.1: Learning various Optical communication techniques. 557.2: Study of various types of Optical sources. 557.3: Study of various types of Photo detectors. 557.4: Learning techniques of optical amplification and optical coupler. Overview of Optical Communications, Optical Fibers, Signal Degra standards, Review of Optical Sources, Review of Photo detectors, st APDs, Temperature effect on avalanche gain, Optical receiver, Intamplifiers (EDFA), Overview of WDM, Passive optical couplers, Isolates: 1. G.Keiser, Optical Fiber Communications, TMH, 4th Edition, 2008. 2. J. Gowar, Optical Communication Systems, PHI, 2nd Edition, 1993. Advance Radio Communication 558.1: To understand Modulators and Demodulators 558.2: To analyze TV and its mechanism 558.3: To understand Cameras. 558.4: To study Digital and satellite TV Elements of a Communication Systems, FM Modulators, FET Phase	adation address and a second address a second address and a second addre	ures action and (for In	GaAs optical ators.
Course Course Course	557.1: Learning various Optical communication techniques. 557.2: Study of various types of Optical sources. 557.3: Study of various types of Photo detectors. 557.4: Learning techniques of optical amplification and optical coupler. Overview of Optical Communications, Optical Fibers, Signal Degra standards, Review of Optical Sources, Review of Photo detectors, st APDs, Temperature effect on avalanche gain, Optical receiver, Intamplifiers (EDFA), Overview of WDM, Passive optical couplers, Isolat Texts: 1. G.Keiser, Optical Fiber Communications, TMH, 4th Edition, 2008. 2. J. Gowar, Optical Communication Systems, PHI, 2nd Edition, 1993. Advance Radio Communication 558.1: To understand Modulators and Demodulators 558.2: To analyze TV and its mechanism 558.3: To understand Cameras. 558.4: To study Digital and satellite TV	e M T requal R	odula odula ransi and (ator, F mitter, , AGC, Televideo S	GaAs optical ators. 6 Coster-SSB C, SSB c, SSB ovision Signal,



राष्ट्रीय प्रौद्योगिकी संस्थान,मणिपुर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR Langol, Imphal – 795 004, Ph. (0385)2445812, e-mail: hodece@nitmanipur.ac.in (An Autonomous Institute under MHRD, Govt. of India)

EC 560	System-on-Chip (SoC)	3	0	0	6
Course Outcome	EC560.1: Design, optimize, and program a modern System-on-a-Chi EC560.2: Implement both hardware and software solutions, formulat tradeoffs, and perform hardware/software codesign. EC560.3: Analyze hardware/software tradeoffs, algorithms, and arch the system based on requirements and implementation constraints. EC560.4: Appreciate issues in system-on-a-chip design associated wintellectual property, reuse, and verification.	e hard	es to o	ptimi	ze
	IC Technology, Economics, CMOS Technology overview, Power codesign, Design Abstraction, EDA tools. MOSFET model, parasititransistor structures; Wire parasitics; Design rules, Scalable design rustick diagrams, Layout design tools; Layout synthesis, layout analytransmission time, speed power product, low power gates; Delay by Relay, cell based layout, Logic & interconnect design, delay model optimization, Switch logic networks. Pipelining, Data paths, Add High density memories; Metastability, Multiphase clocking; Power validation, Sequential testing; Architecture for low power. Floor playouting, switch box routing, clock distribution; off chip connumerative architectures, pad design. Complete chip design including architecture Kitchen timer chip OR Microwave oven chip. Texts: 1. Wayne Wolf, "Modern VI.SI Design", Pearson Education, 1998. 2. Kamaran Eshraghian, "Principles of CMOS VLSI Design", Pearson.	cs, lat les, prossis. Ch C tree ing, w ers, Aler opti anning ections are, log	ch up, occss p MOS g s, cross ire sizi LUs, N mizatio , metho s, paci gic and	advaram ate de stalk, ing; F Multip on, D ods, g kages	eters; elays, RLC ower oliers, esign lobal 1/O ut for
	3. Rabey, Chandrakasan, "Digital IC Design". Preason Publication,				
EC 561	Software Defined Radio	3	1.0	0	6
Course Outcome	561.1: Understanding History of SDR. 561.2: To study the effective use of available frequency spectrum. 561.3: To enquire about the architectures of SDR. 561.4: To assimilate the future prospects of SDR. SDR concepts & history, Benefits of SDR, SDR Forum, Ideal SDR/End-to-End Communication, Worldwide frequency band plans, Aim SCA, Architecture Overview, Functional View, Networking Over Real Time Operating Systems, Common Object Request Broker SCA and JTRS compliance, Radio Frequency design, Baseband Si with intelligence, Smart antennas, Adaptive techniques, Phased at SDR principles to antenna systems, Smart antenna architectures, I. Requirements and system architecture, Convergence between m systems, The Future For Software Defined Radio	and review, Architegnal Pray are	cquirent Core F ecture rocess atennas ost SDI	rame (COI ing, F i, App	of the work (BA) (adios olying (form
	Texts/References: 1. Dillinger, Madani, Alonistioti (Eds.): Software Defined Radio, Ar Functions, Wiley 2003 2. Reed: Software Radio, Pearson, 1997. 3. Software Defined Radio for 3G, 2002, by Paul Burns. 4. Tafazolli (Ed.): Technologies for the Wireless Future, Wiley 2005 5. Bard, Kovarik: Software Defined Radio, The Software Commwiley, 2007.				
EC 5/2	Microwaye Devices and Circuits	3	0	0	6
7	562.1: Gain knowledge and understanding of microwave analysis m 562.2: Be able to apply analysis methods to determine circuit prope microwave devices			ve/act	ive
Course	562.3: Know how to model and determine the performance character	ristics	ofam	icrov	yave



- राष्ट्रीय प्रौद्योगिकी संस्थान,मणिपुर NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR

Langol, Imphal - 795 004, Ph (0385)2445812, e-mail: hodece@nitmanipur.ac.in (An Autonomous Institute under MHRD, Govt. of India)

	562.4: Have knowledge of basic communication link design, impedance matching and filter
	Microwave frequencies, Interactions between electrons and fields, Electromagnetic plane waves, Electric and magnetic wave equations, Poynting theorem, Uniform plane waves and reflection, Plane wave propagation in free space and lossless dielectric, Plane wave propagation in lossy media, Plane wave propagation in metallic film coating on plastic substrate, Transmission line equations and solutions, Reflection coefficient and transmission coefficient, Standing wave and standing wave ratio. Line impedance and admittance, Smith chart, Microwave waveguides and components, Rectangular waveguides, Microwave cavities, Directional couplers, Circulators and isolators, Microwave transistors and tunnel diodes, Microwave bipolar transistors. Heterojunction transistors, Microwave tunnel diodes, Microwave field effect transistors, Junctionfield effect transistors, Metal semiconductor field effect transistors
	Text/References: 1. Samuel Y Liao, "Microwave Devices and Circuits" Third edition, PHI
	SK Roy, M Mitra, "Microwave semiconductor devices", PHI 2003 David M. Pozar, "Microwave Engineering" Wiley
EC 563	Advance Electromagnetic 3 0 0 6
Course Outcome	563.2: Apply the principles of electrostatics to the solutions of problems relating to electric field and electric potential, boundary conditions and electric energy density 563.3: Apply the principles of magneto statics to the solutions of problems relating to magnetic field and magnetic potential, boundary conditions and magnetic energy density 563.4: Understand the concepts Maxwell's equations to solutions of problems relating to transmission lines and uniform plane wave propagation
	Wave Equation, Waves in perfect dielectrics, Intrinsic wave constants, waves in lossy matter, reflection of waves, transmission line concepts, waveguide concepts, resonator concepts, radiation, and antenna concepts. Transmission line theory, Wave functions, Plane waves, rectangular waveguides, alternative mode sets, Rectangular cavity, partially filled wave guide, dielectric-slab guide, surface guided waves, modal Expansions of fields, currents in waveguides. Apertures in ground planes.
	Text/References:
•	 R. F. Harrington, "Time Harmonic Electromagnetics", McGraw Hill, 1961 RF. Harrington, "Field Computation by Moment Methods", New York: MacMillan, 1968. E.C. Jordan & K.G. Balmain, "Electromagnetic Waves and Radiating Systems", 2nd Edition, Prentice Hall India, Pvt. Ltd., New Delhi.
EC 564	RF Component & Circuit Design 3 0 6
Course Outcome	EC564.1: Student should able to identify the basic RF devices. EC564.2: Student should able to understand the principle of the RF devices and systems. EC564.3: Student should able to realize the problems of RF system to solve it. EC564.4: Finally student should able to design the RF system for practical applications.
	Transmission lines, Broadband Mactching, Scattering Parameters, microwave transistorsPassive Components: Inductors, Inductor Model, Analytical model, Printed Inductors, Inductors on St substrate and GaAs substrate. Thick film inductors. Thin him inductors, I.TCC inductors. Wire Inductors. Capacitors, Monolithic capacitors, interdigital capacitors. Resistors, chip resistor, MCM resistor, Monolithic resistors, Microwave Resonators and Narrowband Filters, Broadband Filters Microwave Amplifier Design, Two-Port Power Gains, Amplifier Stability Low Noise Amplifier Design, Broadband Amplifier Design
-	



Department of Electronics & Communication Engineering राष्ट्रीय प्रौद्योगिकी संस्थान,मणिपुर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR

Langol, Imphal - 795 004, Ph. (0385)2445812, e-mail: hodece@nitmanipur.ac.in (An Autonomous Institute under MHRD, Govt of India)

	Microwave Amplifier Design: Two-Port Power Gains, Amplifier Stability Low Noise								
	Amplifier Design, Broadband Amplifier Design Microwave Oscillators: One Port negative resistance oscillators, Two Port negative resistance oscillators, Oscillator configurations								
	Text/References:								
	Lumped Elements for RF and Microwave Circuits " I. J. Bahl, Artech House								
	2. Microwave Transistor Amplifier: Analysis and Design, Gonzalez G. Prentice Hall 1984.								
	 Microwave Semiconductor Circuit Design, Davis W. Alan, Van NostrandReinhold, 1984 Microwave Circuit Analysis and Amplifier Design, Samuel Y. Liao, Prentice Hall 1987. 								
	5. High Frequency Amplifier, Ralph S. Carson, Wiley Interscience, 1982								
EC 565	Antenna for Mobile Applications 3 0 0 6								
26 303	565.1: To impart knowledge about the fundamental concepts of								
	antenna engineering.								
	565 2. To introduce the basic principle relevant to wired antennas and planar antennas								
	565.3: To enable the students to understand the factors related to frequency, radiation								
Course	pattern and interference								
Outcome	565.4: Understanding the Practical antennas for various mobile application. Radiation fields of wire antennas: Concept of vector potential. Modification for time								
	varying retarded case. Fields associated with Hertzian dipole. Radiation resistance of								
	elementary dipole with linear current distribution. Radiation from half-wave dipole and								
	quarter - wave monopole. Use of capacity hat and loading coil for short antennas.								
	D. S. St. D. J. J. Starsky, Disasting								
	Antenna Fundamentals and Antenna Arrays: Definitions: Radiation intensity, Directives								
	gain, Directivity, Power gain, Beam Width, Band Width, Gain and radiation resistance of current element. Half-wave dipole and folded dipole. Reciprocity principle, Effective length								
	and Effective area. Relation between gain effective length and radiation resistance.								
	Loop Antennas: Radiation from small loop and its radiation resistance. Antenna Arrays:								
	Expression for electric field from two and three element arrays. Uniform linear array.								
	Method of pattern multiplication. Binomial array. Use of method of images for antennas above ground.								
	Traveling wave (wideband) antennas: Radiation from a traveling wave on a wire. Analysis								
	and design of Rhombic antenna. Coupled Antennas: Self and mutual impedance of								
	antennas. Two and Three element Yagi antennas, Log periodic antenna. Aperture and								
	Lens Antennas: Radiation from an elemental area of a plane wave (Huygen's Source). Radiation from the open end of a coaxial line. Radiation from a rectangular aperture treated								
	as an array of Huygen's sources. Relation between dipole and slot impedances. Method of								
	feeding slot antennas.								
	Text/References:								
	1. E.C. Jordan and Balmam, "Electro Magnetic Waves and Radiating Systems", PHI, 1968.								
11	Reprint 2003 (2. John D. Kraus and Ronalatory Markefka, "Antennas", Tata McGraw-Hill Book								
1	Compan 2002								
	R.E. Collins, "antennas and Radio Propagation", McGraw-Hill, 1987								
	4 Ballany, "Antenna Theory", John Wiley & Sons, Second Edition, 2003								
EC 567	Electromagnetic interference								
	567.1: To familiarize with the fundamentals that are essential for electronics industry in the								
	field of EMI / EMC. 567.2: To understand EMI sources and its measurements.								
	307.2. 10 uniquistand favir sources and its incessurements.								
	567 3. Concept of signal integrity in ICs, conducted emissions and electromagnetic								
Course	567.3: Concept of signal integrity in ICs, conducted emissions and electromagnetic radiation susceptibility, and crosstalk and shielding								
Course Outcome	radiation susceptibility, and crosstalk and shielding								



EC 568

Course

(Jutcome

EC 569

Course

Outcome

Department of Electronics & Communication Engineering राष्ट्रीय प्रौद्योगिकी संस्थान,मणिपुर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR

Langol, Imphal - 795 004, Ph. (0185)2445812, e-mail: hodece@nitmanipur.ac.in (An Autonomous Institute under MHRD, Govt, of India)

Waveforms, The Spectrum of Trapezoidal (Clock) Waveforms, spectral Bounds for Trapezoidal Waveforms, Effect of Rise/Fall-time on Spectral Content, Bandwidth of Digital Waveforms, Effect of Repetition Rate and Duty Cycle, Effect of Ringing (Undershoot/Overshoot) Transmission Lines and Signal Integrity: The Transmission-Line Equations, Printed Circuit Board (PCB) Structures, High-Speed Digital Interconnects and Signal Integrity Sinusoidal Excitation of the Line and the Phasor Solution. Conducted Emissions and Susceptibility: Measurement of Conducted Emissions, I The Line Impedance Stabilization Network (LISN), Common- and Differential-Mode Currents Again, Power Supply Filters, Basic Properties of Filters, A Generic Power Supply Filter Topology, Effect of Filter Elements on Common. Differential-Mode Currents, Separation of Conducted Emissions into Common Differential-Mode Components for Diagnostic Purposes, Power Supplies, Linear Power Supplies, Switched-Mode Power Supplies (SMPS), Effect of Power Supply Components on Conducted Emissions, Power Supply and Filter Placement, Conducted Susceptibility Text/References: 1. Clayton R Paul: Introduction to Electromagnetic Compatibility Wiley 2nd Edition 2. V.P. Kodali, "Engineering Electromagnetic Compatibility". S. Chand & Co. Ltd., New Delhi, 2000. 3. "Electromagnetic Interference and Compatibility", IMPACT series, IIT-Delhi, Modules I-4. Keiser, "Principles of Electromagnetic Compatibility", 3rd ed., . Artech House 5. Henry W.Ott.,"Noise Reduction Techniques in Electronic Systems", A Wiley Inter Science Publications, John Wiley and Sons, Newyork, 1988 Radar Engineering EC568.1: Student should able to identify different type of radar technology. EC568 2: Student should able to realize the difference between radar and any other communication systems. EC568.3: Student should able to understand how the radar is used in communication system. EC568.4: Student should able to design the radar system. Radar and Radar Equation, Doppler Effect, CW Radar, FM - CW radar, altimeter, Multiple Frequency Radar, Pulse Radar, Pulse Doppler Radar, Tracking Radar, RADAR' System Design, Matched Filter, Detector Characteristics, Phased Arrays, Advantages and Limitations Navigational Aids. Text/References: M.I. Skolnik, Introduction Radar Systems, McGraw Hill Book Co., Fourth Edition, G.S.N. Raju, Radar Engineering and Fundamentals and Navigational Aids, I.K. International, 2008. 3. Simon Kingsley and Shaun Quegan, Understanding Radar Systems, SciTech Publishing, 1999, Introduction to Radar Systems - Merrill I. Skolnik, TMH Special Indian Edition, 2nd Edition, 2007 Advanced Antenna Technology 569.1: Identify basic antenna parameters and list the different types of antenna 569.2; solve the radiation mechanism of linear antennas

(24)

569.3: Compare the different types of antennas and classify their uses.

569.4: Design a microstrip antenna and analyse the results.

The same of the sa



PRINTERSTANTERSTRANTERS

Department of Electronics & Communication Engineering राष्ट्रीय प्रौद्योगिकी संस्थान,मणिपुर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR

Langol, Imphal – 795 004, Ph. (0385)2445812, e-mail: hodece@nitmanipur.ac.in
(An Autonomous Institute under MHRD, Govt. of India)

		Basic of the Antenna, Different radiation zones, Mechanism of radiation, Scattering parameters, dipole antennas and arrays, horn antenna, slot antenna, SlW antenna, dielectric resonator antenna, Helical antenna, Log periodic antenna, Microstrip antenna design: structure, feeding techniques, field distribution, surface wave propagation, radiation mechanism, microstrip array antenna.	
		 C. A. Balanis, "Antenna Theory: Analysis and Design," John Wiley & Sons, 2009. R. J. Marhefka, A. S. Khan and J. D. Kraus, "Antennas and Wave Propagation", Tata McGraw - Hill Education 2010. M. Sachidananda and A. R. Hartsh "Antennas and Wave Propagation" Oxford University Press, USA 2007. 	ı
	EC 570	Advance EM Wave Propagation and Antenna 3 0 0 6	1
	Course Outcome	EC570.1: Identify basic wireless propagation system using various antennas. EC570.2: Student should able to solve the problem of radiation interferences. EC570.3: Student should able to characterize the EM wave. EC570.4: Design a microstrip antenna for given frequency band and analyse the results. Review of Maxwell's Equation and boundary conditions; time harmonic electromagnetic fields; vector potentials; electromagnetic theorems and concepts, Impedance matching and tuning, dipole antennas and arrays, horn antennas, parabolic antennas, slot antennas and arrays, microstrip antennas, Ground wave propagation, sky wave propagation, space wave propagation.	
		Texts / References: 1. C. A. Balanis, "Advanced Engineering Electromagnetics," John Wiley & Sons, 2009. 2. R. F. Harrington, "Time Harmonic Electromagnetic Fields," McGraw Hill, 2001. 3. C. A. Balanis, "Advanced Engineering Electromagnetics," John Wiley & Sons, 1989. 4. R. E. Collin, "Antenna and radio wave propagation," McGraw Hills, 1985. 5. C. A. Balanis, "Antenna Theory: Analysis and Design," John Wiley & Sons, 2009. 6. R. J. Marhefka, A. S. Khan and J. D. Kraus, "Antennas and Wave Propagation", Tata McGraw - Hill Education 2010. 7. M. Sachidananda and A. R. Harish "Antennas and Wave Propagation" Oxford University Press, USA 2007.	
H	EC 571	Principle of Microwave solid state devices 3 0 0 6	
	Course Outcome	EC571.1: Explain different types of microwave devices. EC571.2: Describe and explain working of microwave tubes and solid state devices. EC571.3: Study of different microwave diode based devices. EC571.4: Traveling wave tube and Reflex klystron working and its application.	
		GaAs diode, Ridley- watkins-Hilsum (RWH) theory, Modes of operation, LSA diodes, InP diodes, Avalanche transit time devices, Read diode, IMPATT diode, TRAPATT diodes, BARITT diodes, Microwave linear beam tubes (O Type). Conventional vacuum	
1	et e	triodes. Tetrodes and pentodes, klystrons, Multicavity klystron amplifiers, Reflex klystrons, black traveling wave tubes (TWT), Coupled cavity traveling wave tubes, Microwave crossed field tubes (M Type), Magnetron oscillators, Forward wave crossed field amplifier (FWCFA ORCFA), Strip lines, Microstrip lines, Parallel strip lines, Coplanar strip lines, Shielded strip lines, Monolithic microwave integrated circuits, Materials, Monolithic microwave integrated circuit growth, MOSFET fabrication.	
	101	Text/References:	
The state of the s		Samuel Y.Liao, "Microwave Devices and Circuits" Third edition, PHI SK Roy, M Mitra, "Microwave semiconductor devices", PHI 2003	
		3. David M. Pozar "Microways Engineering Water	1

3. David M. Pozar, "Microwave Engineering



राष्ट्रीय प्रौद्योगिकी संस्थान,मणिपुर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUR Langol, Imphal – 795 004, Ph. (0385)2445812, e-mail: hodece@nitmanipur.ac.in (An Autonomous Institute under MHRD, Govt. of India)

	3 0 0 6
C 572	Microwave Filter Design FC573 L. Identify basic filter parameters and list the different types of
	EC572.1: Identity basic title parameters and
The state of the s	techniques.
	EC572.2: Student should able to design low pass, high pass, band pass and band stop filter.
	EC572.2: Student should able to design low pass, in the less for carrier stics of the filters. EC572.3: Student should able to differentiate basic characteristics of the filters.
	EC572.3: Student should able to implement the FSS for varies application in communication EC572.4: Student should able to implement the FSS for varies application in communication
Course	EC572.4: Student should able to implement the 133 for the state of the
Outcome	system. Introduction, General procedure for filter design, Active and passive filters, Periodic Introduction, General procedure for filter design, Active and passive filters, Periodic Introduction, General procedure for filter design, Active and passive filters, Periodic
	Introduction, General procedure for inter design, Acres and Transformations, Insertion Structures, Fifter Design by the Image Parameter Method, Fifter Transformations, Insertion
	Structures, Filter Design by the image Fatanteet with Flat, Butterworth, Binomial Filter, Equal Loss Methode. Type of Low Pass Filter, Maximally Flat, Butterworth, Binomial Filter, Equal Loss Methode. Type of Low Pass Filter, Types of Scaling for Low Pass
	Loss Methode. Type of Low Pass Filter, Maximany Fish, Boilet Royal Scaling for Low Pass Ripple or Chebyshev Filter, Elliptic Filter, Linear Phase Filter, Types of Scaling for Low Pass
	Ripple or Chebyshev Filter, Elliptic Filter, Linear Frase Filter, Types of Stepped Impedance Low Pass Prototype, Filters implementation in microwave circuits, Stepped Impedance Low Pass Linear Frase Filters, Counted Line Filters,
	Prototype, Filters implementation in interowave cheans, stepped Coupled Line Filters, Filters, Filter Implementation, Stepped-Impedance Low-Pass Filters, Coupled Line Filters,
	Filters Using Coupled Resonators.
	Finels Using Cooper
	Text/References: Wiley
	The second the second of the s
	Samuel Y Liao, "Microwave Devices and Circumstance of Sons," C. A. Balanis, "Advanced Engineering Electromagnetics," John Wiley & Sons,
	2009.
EC 574	T. Descripting Techniques
12000	
	car a wash parious filtering lechniques an image children
	574.2: Apply various image segmentation algorithms 574.3: Analyze various image segmentation algorithms
Course	574.3: Analyze various image segmentation aggregates 1574.4: Evaluate transforms (DCT,FFT etc) and encoding techniques in application of image
Outcome	
	e compression Two-dimensional mathematical preliminaries, 2D transforms - DET, DCT, KLT, SVD. Two-dimensional mathematical preliminaries, 2D transforms - DET, DCT, KLT, SVD.
	Image Enhancement - Histogram equalization and specific mean, Harmonic
Total 1	distributions, Spatial averaging, Directional Smoothing, Color image enhancement, mean, Contraharmonic mean filters, Homomorphic filtering, Color image enhancement, mean, Contraharmonic mean filters, Homomorphic filtering, Lagrange multiplier and
	mean. Contraharmonic mean litters, riomonorphic interaction - Lagrange multiplier and Image restoration - Degradation model. Unconstrained restoration - Lagrange multiplier and Image restoration - Lagrange multiplier and
	Image restoration - Degradation model, Oriconstrained teamsed by uniform linear motion, Constrained restoration, Inverse filtering-removal of blur caused by uniform linear motion, Constrained restoration, Inverse filtering-removal of blur caused by uniform linear motion,
	Constrained restoration, inverse intering-removal of our canada by State of Constrained restoration, inverse intering-removal of our canada by State of Constrained Region based Wiener filtering, Geometric transformations-spatial transformations. Image segmentation - Wiener filtering Region based
	Wiener filtering, Geometric transformations spatial transform — Thresholding - Region based Edge detection. Edge linking via Hough transform and Merging - Segmentation by
	Edge detection. Edge tinking via Floright Management and Merging - Segmentation by segmentation - Region growing - Region splitting and Merging - Segmentation by
	segmentation - Region growing - Region spiriting and segmentation - Region spiriting and segmentation morphological watersheds - basic concepts - Dam construction - Watershed segmentation morphological watersheds - basic concepts - Dam construction using Convolutional
	morphological watersheds - basic concepts - Data consolation using Convolutional algorithm-Segmentation by K-Means Algorithm. Digit Recognition using Convolutional algorithm-Segmentation by K-Means Algorithm. Digit Recognition using Convolutional
	algorithm-Segmentation by K-Means Argorithm. Diga recognition, Run Length Encoding, Neural network. Compression - Need for data compression, Huffman, Run Length Encoding, Neural network. Compression - Need for data compression, Huffman, Run Length Encoding, Neural network.
	Neural network. Compression - Need for data compression, Fundamental Neural network. Compression - Need for data compression, Fundamental Neural network. Compression - Need for data compression, Fundamental Neural network. Compression - Need for data compression, Fundamental New York New Yo
	SADEC Impaire Morphology - Pretinguagies, distances
134	transformation, basic morphologic algorithms.
	Texts/ References: Noods Second Edition, Pearson
	1. Digital Image Processing, Rafael C. Gonzalez, Richard E. Woods, Seeming Land
1000	
A STORY	the state of the s
	3, K. R. Castleman, Digital Image Processing, Can Dearson, 2002
1300	Anil K. Jain, Fundamental of image processing, Pearson, 2002. Anil K. Jain, Fundamental of image processing, Pearson, Wilan Sonka, Vaclav Hlavac and Roger T. Image Processing, Analysis, and Machine Vision, Milan Sonka, Vaclav Hlavac and Roger 2008.
E BH	5. Image Processing, Analysis, and Macrinic 2009
2 2 3	Boyle, Second Edition, Thomson Learning, 2008. 5. Introduction to Digital Image Processing with Matlab, Alasdair McAndrew, Thomson
	6. Introduction to Digital Image Processing Will Second Edition, B.S. Publications Course Technology 2001
	Carrier Technology 2001
	Course receiving Adrian Low, Second Edition, B.S. Publications
	7. Computer Vision and Image Processing, Autian Edw., Second 2
	7. Computer Vision and Image Processing, Autian Edw., Second 2
	7. Computer Vision and Image Processing, Adrian Low, Second Edition, B.S. Publications 2005. 8. Digital Image Processing using Matlah, Rafael C.Gonzalez, Richard E. Woods, Steven L. Eddins, Pearson Education, 2007.

(26)



AND AND AND AND AND AND SELECTED SELECTION.

Department of Electronics & Communication Engineering राष्ट्रीय प्रौद्योगिकी संस्थान,मणिपूर

NATIONAL INSTITUTE OF TECHNOLOGY MANIPUL

Langol, Imphal - 795 004. Ph. (0385)2445312, e-mail:

(An Autonomous Institute under MHRD, Govt, of India

EC 576 Research Methodology for Engineers 576.1: To understand research problems and planning. 576.2: To familiarize with various research resources and academic writing. 576.3: Understanding data collection, analysis and result presentation. Course Outcome 576.4: To study mathematical modeling. Research Preparation and Planning: Objectives of research - research and its goals. Critical thinking. Techniques for generating research topics. Topic selection and justification, Development of a research proposal - Theoretical and Experimental Processes Research Resources: Sources of information, Literature search, World Wide Web, Online data bases - search tools. Citation indices - Principles underlying impact factor - literature review - Case studies, review infeles and Meni-analysis - record of research review - Role of the librarian. Ethical and Moral Issues in Research, Plagiarism, tools to avoid plagiarism - Intellectual Property Rights - Copy right laws - Patent rights. Academic Writing and Presentation: Proposal submission for funding agencies. Elements of Style. Organization of proposals, Basic knowledge of funding agencies. Research report writing. Communication skills. Tailoring the presentation to the target audience. Oral presentations. Poster preparations, Submission of research artises for Publication to Reputed journals, Thesis writing, and Research report yriting. Elements of excellent presentation: Preparation, Visual and Delivery, Oral Communication skills and Oral Data Collection, Analysis and Inference: Basic Statistical Distributions and their applications + Binomial, Psisson, Normal, Exponential, Wribull and Geometric Distributions, Sample size retermination & sampling feeding res-Random sampling. stratified sampling, systematic sampling and cluster sampling, Large Sample Tests and Small Sample Tests-Student-1-test. I -test and x 2 test and their applications in research studies. Correlation and Regression Analysis-Time series Analysis-Forecasting methods. Factor analysis, Cluster Analysis and Discriminant Analysis, Principles of Experimentation, Basic Experimental Designs: Completely Randomized Design Randomized Block Design and Latin Square Design, Factorial Designs: 22 . 23 and 24 - Accuracy, Precision and error Mathematical Modelling: Basic concepts of modeling of Engineering systems static and dynamic model - Model for prediction and its limitations, System condition - suffidation, Use of optimization techniques - Genetic Algorithm, Simulated Ansealing, Partiese Swarm Texts/ References: 1. Research Methodology for Engineers, Ganesan R. MJP Publishers, Chennus. 2. Probability & Statistics for Engineers and Scientists. Walpole R. V. Myers R.H. Myers S.L. and Ye. King: Pearson Prentice Hall. Pearson Education. 3. Thesis and assignment writing, Anderson P.H., Dursaton, and Poole M., Wiley Listern. 4 How to write and illustrate scientific papers?. Bijo:n Gustavii. Cambridge University 5. Research Design and Methods, Bordens K.S. and Abbott, B.b.; M. Graw Hill TOME!

Jeggy

(27)